## MEMORY HIERARCHY


Memory: - essential component

-> holds stores program instructions,
data (info) x operands, and calculat"

-> CPV: controls info stored in memory

-> Info is stored, fetched, manipulated
(under program control) and written
into memory for immediate/later ux

-> A very small comp with a dimited
applicate may be able to fulfil its
intended task without need of
addit al storage capacity



Memory Hierarchy:

in a computer system from slow but high capacity to fast but low capacity memory (cache)

blue aux memory & main memory

Cache Memory - mused by CPU for holding variables data in memory unit that is being accessed again & again - acts as a buffer blu CPU & main memory

-special & very high speed

Registers - used you holding variables \* \* temporary results.

→ very small storage but high speed ie can be accessed immediately

ie can be accessed immediately

Main Memory a - large & fairly fast

- communicate directly with the CPU

→ storage location is directly addressed by CPU's load & store instructs.

→ Access Time its larger because of its large capacity

- physically seperated from CPU

-> Secondary / Auxiliary Memory

→ giant in capacity but slower than all other types of mimory.

> stores large data files, programs \* files that are not required by

Ou continuously

→ acts as an overflow memory when the capacity of main memory is exceeded.

→ provided by floripheral devices.

-> Overall goal of memory Hierarchy

- to op' obtain highest possible ang access
speed while minimizing total coord,
entire memory system

\*Characteristics on which memory \* Main Memory (Cemiconductor) devices & techs are compared - contral storage unit of comp system 1) Storage Capacity - large + fast representative of size of numory - stores data & program during comp apol - Expressed in words / bytes - based on semiconductor integrated chips (2) Unit of Transfer - Integrated RAM are available in 2 modes -no of bits read/written in single small (i) Static (ii) Dynamic. write operation. OStatic RAM (SRAM) - Depends on data line. - 4 transistors (T, , Tz, T3, T4) are (3) Access Time cross connected Time in blue request made for operat" · Logic State 1: C, > high C2 > low and the time data is available then Ti & T2 are off &, T3 & Ty are on - Depends on (a) physical characteristis. v · Logic State 0' C2 - high C, - low (b) access mode T3, T2 are off & T, E, Ty are on (4) Vermanence of Storage - both state are stable as long as - loss of unfo over period of time de voltage is applied -> destructure failure, volatile behavior ele -> 2 transistors (T5, T6) are used to @ Accessing modes central address line - accessing into from memory (2) Dynamic RAM (DRAM) - Ways (i) Random (cache) - uses capacitor to store each bit of data (1) Direct (Disk/CD ROM) (111) Sequential , I the level of charge on each apacitor (iv) Associative (content addresablement) determines whether that bit is legical (6) Cycle time minimum time elapsed blue two - Capacitor do not hold their charge consecutive seed seguest. indefinitely & a. data needs periodic - same as access time but include refreshment nefresh cycle time also - However these capacitors do not hold Data Transfer → measured in (bps) charge indefinitely, x of d - Ant of info transferred per unit time used in equipment including pics (3) Physical Characteristics er workstations where it forms the Access mode Hermanince Physical Typeof main RAM for computer. Storage of storage memory 1) Semicond Kandom Volatele tlectronic Direct 2) Mag. OKK N. Velatile Mag BMag Tape Mag Sequent. NValatile Optical

@CD-ROM

Durect

### SRAM

is 'ON!

- made up of transistors & flip flops - for sugle black of numory 6 transitors - no charge teda leakage property so does not need to be power eighest sutilizes less pouver

- expensive

- fastu

, low density

- avet available in smaller storage

a capacity of few M.B

- Stores data in form of voltage Eg Cache

(\*) ROM (Memory

-type of Semiconductor memory that is designed to hold data that is either permanent on well not change freque -non volatile.

→ TYPES -> ROM: Kead only Memory → PROM: Biogrammable Rom → EPROM: Erasable )

→ EEPROM: Electrically Erasable PROM

- flash EEPROM memory

PROM Jone time programmable ROM

programed via prod programmer

→ This devices use high voltage to permanent by > term 'FLASH' > : large chunk of memory destroy or create internal links within a

> can only by programmed once

### DRAM

-looses stored into even though power supply so ON'.

- mode up of capacitors in few transistors

→ for single black of memory only I transis

has charge leakage property so it mud to be repushed after each seed operat"

-utillus more power

- cheaper than SRAM

-> Slower >> >>

- high density

- usually available in large storage capacity of few GIB

- stores data in form of Charge

Eg DDR, DDR2, DDR3 etc

EPROM: - can be enaced when exposed to UV

- then surritten with a process that suggives

applicath of higher voltage than usual

-can be rewritten many times

EEPROM - fally similar to EPROM

- can be erased whenever needed

Trasing is done electrically by applying appropriate polarity & amplitude.

→ common cells are composed of 2 transition In EPROM → Storage transistor has floating gate whereas


in EPROM CELL its exaced when FLASH Memory Technology mix of EPROM &

could be sup erasted at a time

mature technology

- strong competitor to other non-volatile memory


#### ROM Memories · RAM Chip main memory in a general-purpose comp - suited for communicatin is made up RAM integrated circuits chips, - bidirectional data bus but a portion of the memory may be const allows transfer of data (i) Hem to (PV (suad operath) constructed with ROM Chip \*RAM -> storing bulk of the programs & data (11) CPV to Mem (write operat") - A bidirect'rd bus can be constructed that are subject to change (i) Signal equivalent to I Signals (ii) Signal equivalent to I Signals is volatile • ROM - used for stowy programs that are permanently ourident in the comp & for in) High Inspedence state / no logic table of constants that do not change in · behaves like an open circuit value once the product of conp. is completed re output doesn't carry a signal - ROM portion of main memory is needed for storing an initial program called a BOOTSTRAN LOADER. - Capacity of memory · 128 words of & bit words reserved Lit is a program whose it is to start the 27 = 128 dato · 8 bit bidirect al, bus computer software operating when power is L'Bectstrap program lands aportion of the thip set 1 - [cs] Chip Set 2 -CS2 opisating system from disk to main 8 but head ---write memory and control is then transferred FOA - Learthur tid F to the operating system, which prepares the RAM Chip Block Diagram compute for general use. · ROM Chip RAM & ROM Chips - Only for Read operator - RAM & ROM chips are connected to a CPU through - Uniderectal - Mem to CPU the data & address bus, - capacity of Memory 0 128 words of 8 bit In diagram - Memory conorect is CFV wing 2x4 decoder 4 RAM & 1 ROM · 9 bit uniderect al data bus - can only redd, . data bus can only - Address line 8,9 be in output mode O O -RAM 1 chip schot 2 \_\_\_\_ csi 8 bit Addres O1 - RAM 2 10 - RAM3 ROM Chip 1 1 - RAM 4 9 but Address-1909



Memory Connection to CPU -> 7-1 :- (RAM) -- ADF - 4 RAM & 1 ROM → Decoder :- Input 928 -- A09 (ROM → 10 :- CS2 (RAM) Output (SI (all RAM) :- cs2 Do (ROM) - WR - WR all RAM - Not unn (ROM) · Select blu RAM & ROM is achieved through - RD - RD all RAM → CSI (ROM) bus line 10 1 - ROM & O - RAM is selected.

(#) 20 and 2.50 Memory Organization - Intural structure of memory has RAM & ROM which are made up of memory cell that contains memory but - Memory is present in form of multidimensional array of nows kichunus on where each cell stores a bit and a complete now contains a word.


- Memory can be represented as [8 bils = 1 byte]  $2^n = N$  where  $n \rightarrow no$  of address lines words.  $N \rightarrow Total$  memory in bytes · Read & write operations 1 Select lines (Read Mode): Word but supresented by MAR will be available to data lines for suad operat ( Select lines (write Mode): Word/bit represented by MDR will be cent to suspective cells addressed by MAR for write operat. 3) with these select lines, desired data can be selected / rejected and read furite operation can be performed. 2.5 D → Represented in form of Matrix stows & columns -> Rows supresent words - lows supresent words - Has & Decodu - Has 2 Decoder ine for snow'r column he of output lines selects the now - Address in MAR goes as an input using address contained in MAR, in the decoder, where then noux supresented by the now, gots celected and columns gets selected inc and read or write operations are a cell is selected, and data from! → H/w is fixed cell is used for read write opent. - H/w not fixed \* Kegnures more gates -> Requitres less gales -> More complia - les complex broom correct is difficult/impossible - Error correct is easy - More difficult to fabricate - les dificult to fabricate



## CACHE MEMORY

→ if a active portion of program/data are placed in fact small memory, the any memory access time can be reduced also the total execution time of a progretor reduced. This fast small memory is referred to as CACHE Memory.

- placed blu CPU & Main Memory



→ fundamental. Idea → keeping the most

frequencessed instructions & clata in

the fast cache memory, and the mem

accesstime & total execut fine reduces

→ Basic Operation → when cru needs to access

memory, the cache is examined.


→ 4 word is found in cache: it's read.

→ 4 not found: a block of main memory

containing the word is read in each

and the word is delivered to processor

→ fr is hidden from program & user → high speed volatile memory



# @ Auxiliary Memory Secondary

Physical Properties complex · logical Properties characterised on

(1) access mode

(11) access itime

(111) transfer state

(iv) Capacity

(v) Cost

· Magnetic Disk

- circular plate (plastic/metal coated with magnetised material)

- One Both sides are used with suad write

-> All duke rotate together at high uniform


speed.

- Bile are stored in magnetical suface. in spots along concentric circles called IRACKS


Tracks are divided into sect scalled SECTOR

- The min ofty of info that can be transfood wrom

is a sector.



head.



Magnetic Tape medanical medanical reconsists of electrical, may, relectronic component

→ The tape itself is a strip of plastic coated

with mag succording medium

-Bits are recorded as mignetic spots on tope along several tracks uniformly

-17-9 bits are seconded simultaneously

- Kead/Write head are mounted on each track so that data can be recorded & read as a sequence of Characles


- slew cost i for back up storage purposes

· Optical Disk

- The disk cortains a single sporal track beginning hear the centre & speraling our to the outer edge of

- Sector near the outer edge of disk are same length as those near inside - style is facted every across the dist in segments of same size & these are scanned at the same riate by scotating the disk at variable speed - Storage medium from which data is read and written is by LASER. - Can store upto 6 gbs

## PAGE REPLACEMENT



\* Optimal Page Replacement Replace page userien is not used in longest Duriension of time in future 7,9,1,2,0,3,0,4,2,3,10,3 2,0,20,1,7,0,1 Hit = 12fault = 8Hit = 12 x 10 = 60 % failt =  $\frac{8}{26} \times 100$  = 40 / (4) Least Recently Used least occasion recently useg 70120394230321201701