
Functional Units and their Interconnection!


A computer consist of a set of components or modules of three basic typs (processor, memory, Ilo) that communicate with earth other. Thus, there must be for comecting the modules.

The collection of paths connecting the various modules is called interconnection structure. Functional Unit: -

(i) Memory - Typically, a memory module will consist of N words of equal length. Each word is assigned a unique numerical address (0,1,... N-1). A word dota can be read from or written into the memory. The The nortune of operation is indicated by read and write control signal. The location for the operation is specified by on address.




from an internal (40 the computer system) point of New, Ito is functionally simplar to memory. There are two operations, read and write. Further, an I/O module may control more than one external device. We can refer each of the interfaces to an external device as a port and give each a a unique address (eg 0,1... M-1) I/O module may be able to send interrupt signals to the processess.



(iii) Processors!

The processor reads in Instructions and data, writes out data after processing, and uses control signal to control the st overall operation of the system.

also recheres intrupt signal.



- WANTER PAR

1. Processor to memory

3. Ilo to process

4. Processor to 570

5. \$10 to or from memory.

A bus is a communication posthway connecting two or more devices. A key characteristic of a bus is that it is a shared transmission medium. Multiple devices connect to the bus and a signal transmitted by any one device is available for reception by all other devices attached to the bus. If two devices transmit during the same time period, their signal will overlap, thus any one device at a time can successfully transmit.

A bus consist of multiple communication pathways. Each line is capable of transmitting signals representing binary I and binary a. Overtime a sequence of binary digit can be transmitted across a single line. Taken together, several lines of a bus can be used to transmit binary digits simultaneously (in parallel).


eg, an 8-bit unit of data can be transmitted over eight bus line.

computer system contains a number of oifferent buses that provide pethways between component at various levels of the computer system hierarchy.

A bus that connect major computer components (processor, memory, I/o) is called the system bus.

Bus Stoucture:

A system buy consists, typically about 50 to hundreds of separate lines. Each line is assigned a particular meaning or function. It assigned a particular meaning or function. Although there are many different buy dusign on any bus the lines can be classified into the functional group.



Bus Interconnection Scheme

The "data line" provide a path for moving data between system modules. These lines called the data bus. The data bus may consist of from 32 to hundreds of separate lines, the number of lines being referred as the width of data bus.

Because each line can carry only 1 bit at a stime, the the number of lines determines how many bits can be transferred at a stime.

The "address line" are used to designate the source or destination of the data on the data bus. For example, if the processor wishes to tread a word (8, 16 or 32 bit) of data from memory, it puts the address of the desired word on the address line.

The address lines are generally also used to address Ito ports.

The "contral line" are used to contral the access to and the use of the data and address line are shorted because the data and address line are shorted by all components, there must be a means of contralling their use.


Typical contral line include:

français topment request Memory write cij Interrupt ACK Memory read (12) (11) clock CX No write (In) Reset. -- physical (JXI) \$10 read (IV) Frankr ACIC W Bus request (N)

Bus grant

(VIV)

Physical Realization of a Bus Architecture!



radi tianal Bus Architecture ! -Local cache Processor Local Ilo Contralle Memor system Buy texpansias bus interface sevial N-etwork Moder scsI Expansia bus

* 5 (SI - Small Computer System Interface

ligh performance Architecture! Main Memors Processy bus cache/bridge. system Buy 1190 Firewire Video Graphiz scst High-speed buy Expansion bus interface Serial FAX Modern Expansion buy

Bus line can be separated into two generic types: "dedicated" and "multiplexed." A dedicated bus line is permanently assigned either to a function or to a physical subset of computer components. In multiplexed bus type address and data information may be transmitted over the same set of line using the an Address valid control line. At the beginning of a data transfer, the address is placed on the bus and the Address Valid line is activated. After that the address is then remove from the bus the same bus Connection are used for the subsequent read or write data transfer. Bus type Lot (hop was It)

Muldiplexed

Dedicated

Multiple devices may need to use the bus at the same time so must have a way to arbitrate multiple requests.

Bus arbitration scheme usually try to balance (1) Bus propriet; the highest priority device

should be served first

(ii) Farness: even the lowest priority device should never be completely locked out from the bus.


Bus Arbitation scheme can be devided into four classes.

- (i) Daisy chain arbitration (ii) Centralized paraller arbitration
- (111) Distributed arbitration by self sedectra.
- (iv) Distributed arbitration by callisia detection:
- (1) Dassy chain Arbitration: (+) Simple

 (+) only three extra


 (-) poor fall tolerance

 (-) Delay



- -> If but not busy, make buy request
- -> Mayler activates buy graint
- > If device get by grant, mark by busy.

(ii) Centralized, parallel Arbidration !



- (+) flexible, can assume fairness
- (-) more complecated Nw
- > Used in essentially all processes memory buses and in high speed To buses.
- (111) Distributed aribitration by self selection; each device wanting the bus places a coole indicating its identity on the bus.
- (iv) Distributed arbitration by callisian detection;
 down uses the bug when its next busy
 and if a callisian halphen (becomes some
 other device also decides to use the bus) then
 the device tries again later.

Resister, Bus and Memory Transfer

A typical digital computer how many registers and path must be provided to transfer information from one register to another.


A more efficient scheme for transferring information between registers in a multiple-register configuration is a common by system.

A bus structure consist of a set of common line, one for each bit of a register.

Contral signal determine which negister is selected by the bus during each transfer.

Multiplexers can be used to confruet a common by.
Multiplexer select the source register whose
binary information is then placed on the bus.

The select line are connected to the selections inputs of the multiplexers and choose the bit



Bus System for Four Register

Memory Transfer !-

Consider a memory unit that receives the address from register, called the address register, symbolized as AR. The data are transferred to another register, called data register, symbolized by DR, the read operation can be stated as fallows:

Read: DR < M [AR]

This causes a transfer of information into DR from memory word M selected by the address in AR.


of a dota origister to a memory word M selected by the address. Assume that the imput data are in origister R1 and the address is in AR, the write operation in as follows:

write: M[AR] < R1

this causes transfer of information from Py into the memory word M selected by the address in AR.

A processer must have three functional unit to be what we call a computer, a unit that perfer arithmet and logic operation on data (ALU); a unit which remember the data (memory); and a unit which sequence the operation by ALU (contral unit).

"Processer Organization," is a term describing how those three elements are implemented and how they interconnect to accomplish their task.




The major structural component of cpu are;

(1) Control Unit (CU): control the operation of the cpu and hence the computer.

(11) ALU: Performs computers douted processing functions.

(iii) Register: Provide storage internal to the CPU.

(iv) CPU Interconnection communication among the control unit, ALV and Registus:




extruto lovey pla Control Structura

General Register Organizaction

The CPU is made up of three mayor point: oregister set, ALV and control unit. The sugritor set stores intermediate data used during the execution of the instructions.


Registers in basic computer



List of General Rogisters! -

Reg Symbal	Morof bit	Rigoder J Function
DR	16	Data Reg Hold openerst
AR	12	Address Reg Hold address for momes
AC	16	Accumulator Processor register
IR	16	Instruction Reg Hold instruction cools
PC	12	Program Counter Hald add of instruction
TR	16	Toma Rea Hold Tept of and
IMPR	8	Thut Reg Hold input or 41
OUTR	8	output rig Hold output chan


A bus organizate for 7 cpu register are shown.




Stack Organizations

A stack is a storage structure that stone information in such a way Anot the last information storred settine first (LIFO).

- → It is a useful feature incoluded in cpu. → I dem stored first is the last to be retrive.
- 7 Two operation puch (insert to stack) and pop (delete from stack).
- -> Register that hold the adolmess of the stack - stack pointer (SP).
- -> can be implemented as register stack or memory stack.



Stack Organization



PUSH operation :..

SPESPHI increment stack apointer

M(SP) & DR which item on top of stack

M(SP) & DR which item on top of stack

Tf (SP=0) then (FULL & 1) check it stack in

EMTY & 0 mark the stark not empty.

pop operation! DR & M (SP) read Item from top of stack decrement st SP + SP-1 J (SP=0) then (€ mary ← 1) enecicif stacies -empty mark the stack not full. FULL to

ADDRESSING MODE

The different kind of ways the programmer can refer to data stored in memory is known as addressing mode.

Most common addressing modes are:

(1) Immediate

(i) Direct

(11) Indirect

(iv) Register

(4) Register Indirect

(Vi) Displacement

