UNIT-5

Peripheral Devices: -

Devices that are under the direct control of the computer are said to be connected on line. These devices are designed to read information into or out of the memory unit upon command from the CPU and are also consider to be the point of total computer system. These are called Peripheral Devices.

There are three types of peripheral: input, output and input-output peripherals.

1

Input and output devices that are communicate with people and the computer are usually invalve in the transfer of alphanumeric information to and from the device and computer.

ASCII (American Standard Cook for Information Information Information of the Standard bineary code for Information alphanumens characters. It uses seven bit to code 128 characters.

The seven bits of the coele are designed by by through by, with by being the most significant bit.

in ASCIT as 1000001 (column 100, row 0001).

The ASCII code contains 94 characters that com be printed and 34 non printing character used for various contral functions.

the printing characters combains 26 uppercase letter actoz, letter A to Z, the 26 lowercase letter actoz, ten numericals 0 to 9 and 32 special printable character such as %, * and \$.

American Standon Cool for Informatia Interchange (ASCI)

ha bebe


			b.	4 66 65				
b4 b3 b2 b1	000	001	010	011	100	101	110	111
		DLE	SP	0	@	P	6	þ
0000	HULL			1		G	a	9
0007	SOH	DCI	1 te	2	B	R	b	Υ
0010	STX	DC2		3	B	S	C	2
0011	ETX	DC3	#		1		d	t
0100	EOT	DC4	\$	4	C	T		
1010	ENQ	NAK	%	5	D	U	e	u
The state of the s			12	6	E	V .	f	R
0110	ACIC		-	1-	F	W	9	w
0111	BEL	ETB	,	7			h	20
1000	BS	CAL	1 (8	G	×	-	-
1001	HT	EM)	9	H	A	i	y
1010	LF	SUB	*	P	I	2	7	2
IO11	LOLL VT		+	2	3	E	1ª	\{\{\}
1000 PF		FS	و	<	K	1	1	1
1101				=	L	J	m	3
1110 50				>	:	1	n	~
TTTT			-	?	0	-	0	DEL

Ilo Inteface provides a method for transferring informaction between internal storage and external Ilo devices. Peripherals connected to a computer need special communication links for intefacing them. with the CPU.

Requirement of Flo interface because of.

- (i) Data transfer state of peripheral are usually slower than the CPU.
- (ii) Data codes + formates in peripheral differ from the word formate in CPU and memory.
- from each other and each must be controlled so as not to disturb the operation of other peripheral connected to CPU.


To rescolve these differences, computer system include special hordward componets between cru and special hordward to supervise and synchronize all input and output transfers are called interface.




connection of 170 bus to imput-output Devices

Example of Ilo Interface (ITO Port): ar structure of ITO Interact Lo daya Destables Buffers & Port a Storolata Control Control cusp select cs progristated RS1 timing RS2 and status < status Mo Read > RD ITO WAR SWR To Toderizes < to CPU Register select RSI RSO Mone: data by in high - impedence XX Port A register Part B suggister Control regists stadus registr Above block chaggeon constod of two data relgisters

Above block changeon constit of two data relations called part, a control register, a starty register, but buffer and timing and control crowds.



(P)



Block Dragram of an External Denze

Functions of 170 Interfact! The major functions or requirement for an ITO interface are as fallows: 1. Contral and timing 2. Processor communication 3. Device Communication 4. Data Buffering 5. Error Detection. During any period of time, the processor many communicate with one or more external devices in unpredictable pattern, depending on the programs need for Ito.

Binary information received from an external device is usually stored in memory for later processing. The CPV executes the ITO instruction and may accept the data temporarily the ultimate destination of the data is memory unit.

Data transfer between central computer and I/o devices may be handle in a variety of modes.

- 1. Programmed ITO 2. Interrupt initiated ITO
- 3. Direct memory access (DMA)

1- Programmed Ito:
Frogrammed Ito operations are the result of To instructions worther in the computer program. Each deter item transfer is initiated by an instruction in the program. Here usually the transfer is to and from a CPV register and posiphered. Once the data transfer is initiated, the cru required to monitor the interface to see when a transfer can again be maid.


Example'. In programmed Ito method, the Ito device does not have direct access to memory.

A transfer from an Ilo device to memory requires the execution of several instructions by the CPU, including an input instruction to transfer the data from device to CPU and a store instruction to transfer data from cpu to memory.

other instructors may be needed to verify that the desta are available from the device and to count the numbers of words transferred.

A program is written for the computer to check the flag in the status register to determine If a byte has been placed in the data register by the ITO device. This is down by reading the status register into a CPU register and checking the value of the flag bit.

If the flag bit I, the CPU read the data If the flag bit is then from data register. The flag bit is then cleared to o by either the CPU or the interface.




Data Transfor from 10 devizeto CPU

A flowchart of the program that must be written for the cpu is all fallows. It assumed that the device is sending a sequence of bytes that must be storied in memory. The transfer of each bytes requires three instructions:


6

1. Read the stady negister
2. Check the stady of flag bit
(If flag bit is set then step 3 otherwise step 1)

3. Read the data negister.




The programmed ITO method is particularly useful in small low speed computers or in systems that are dedicated to monitor a device continuously. The difference in information transfer rate blue the CPU and the ITO device makes this type of transfer inefficient.



Programmed ITO

The problem with programmed ITO is that the processor has to wait a long time for the ITO module of concern to be tready for either triception or transmission of data. The processor while woulting must repeatedly interrogate the status of ITO modul, as a tresuet performance of the entire system degraded.


Interrupt ITO is more efficient than programmed Ito because it eliminates needless waiting. However enterupt ITO still consumes a lot of processed time, enterupt ITO still consumes a lot of processed time, because every word of data that goes from because every word of data that goes from memory to ITO module or from ITO module memory to ITO module or from ITO module to memory must pass through the processer.



The occurrence of an interrupt triggers a number of events both in processor hardware and in software. When an Ilo device complete an Ilo operation, the following sequence of events occurs:


7 ~~1/2 7 2 1/4

- 1. The device issues an interrupt to the processor.
 - 2. The processor finishes execution of the currend instruction



- 3. The processor test for an interrupt, of interrupt is there then send a acknowledge signal to the derree that Issue the interrupt. Then derree sumoves the interrupt signal:
 - 4. Processor now need to prepare to transfer contral to the interrupt routine. For this minimum requirement (c) Startus of Processor or Processor Startus Word (PSW) (b) Location of the next instruction to be executed.
 - 5. The processer now load the program counter with the entry location of the interrupt-handling program that will respond to this interrupt.
 - 6. PC and PSW relating to the interrupted program have been saved on the system stack.

- 8. When interrupt processing is complete, the sowed sugister values are retrieved from the stack and restored to the sugisters.
- 9. The final act is to Justone the PSW and program counter values from the stack.



Simple Interrupt Processing

9

One is called vector interrupt and the other nonvector interrupt.

In non-vector interrupt, the branch address is

assigned to a fixed location in memory.

In a vectored interrupt, the source that interrupts, supplies the branch information to the computer. this information is called the interrupt vector.

Priority Interrupt !-

when ever interrupt originate in system, the first task of interrupt system is to identify the source of the interrupt.


There is also possibility that several sources will request service (interrupt) simultaneously.

In this case interrupt serve by the system on the basis of priority of the interrupt.

i Daisy - Chaining Priority!

the daisy chaining method of establishing priority consists at a serial connection afall devices that sequest an interrupt. The device with the highest priority is placed in first position followed by the lower priority device in chain.

Processor Trade




Daisy-chain Priority Interrupt

PD > Priorly out
PI > Priorly In
VAO > Vector Anothers

The parallel priority method uses a register whose bit are set separately by the interrupt signal from each device. Priority is established according to the position of the bits in the register.

there is a mask register whose purpose is to control the status of each interrupt request. The mask register can be programmed to disable lower priority interrupt while a higher priority device is being served.




Parosity Interrupt Hardwane

The transfer of data between a fast . storage device such as magnetic chisc and memory is limited by the speed of the CPU. Removing the CPU from the peach the peripheral devices manage the memory buses directly would improve the speed of transfer. This transfer technique is called direct memory access (DMA).


During DMA transfer, the CPU is ichle and has no control of the memory buses. A DMA controller takes over the buses to manage the transfer directly between the Fo device and memory.

control signoils. There earl two signals BR and BG that feachlitate DMA transfer.

Bus request (BR) signal is go imput by the DMB controller to request CPU to the disable control of buses. When BR is active CPU is terminated the execution of current instruction and places address bus, data bus, read and write line in high - impedence (disable) and cpu activate the Bus Grant (BG) signal output to imperm DMB that buses are disable.



CPU bus signed for DMA transfer



DMA transfer in a Computer System

The cpu instilizes the DMA by sending the following information through the data bus:

1. Standing the address of memory black for read or write.

- 2. The word count, which is no of word in memory block.
 - 3. Contral to specify mode of transfer RD or WR.
 - 4. A contral to straint the DMA transfer.

Once the DMA initialize, the CPU stop communicating with the DMA unless it succeives nicoting with the DMA unless it succeives an interrupt signed or if it wants to check how many words, have been transferred.

DMA Transfer !.

(i) When peripheral device sends a DMA request, the DMA controller activates the BR line, informing the CPU to disable the buses.

I put - Judged Professor (1008):-


(i) the CPU responds with BG line, informing the the DMA that 1ts buses are disable.

(iii) D.MA then but current valeue of its adolows sugister into the address bus, initiate the RD or WR signal and sends a D.MA ACK to the peripheral device.

(1) When the peripheral device receives a DMA ACK, it start data transfer with memory (either Record or write).

Input-Output Processor (IOP):-

An Input - output Processor (IOP) may be classified as a processor with direct memory access capability that communicate with Ilo devices. In this configuration the computer system can be devided into a memory unit, a number of processors comprised of the CPU, and one or more IOPs.




Block Diagram of a computer with I/O processor

TOP is similar to a cpu except that it is designed to handle the details of ITO processing. Unlike the DMA controller that must be set up entirely by the cpu, the TOP can fetch and execute its own instructions.

"Instead of having each interface communicate with the CPU, a computer may incorporate one or more externel processor and assign them the task of communicating directly with all ITO devicess"

Memory unit act as a message center where each processor leaves information for the other.



CPU- IOP communication

Serial Communication:

social communication refer to device that cannot handle more than one bit of data at any giventime. It requires only one wire and it is very slow. Usually cpu use parallel communication, if device is sevial then the data is converted to use parallel communication, by attaching more than one wire parallely.

serial communication are of two types-

(i) Synchronous serial Communication.

(ii) Asynchronous serial Communication.

In synchronous transmission, the two units share a common clock frequency and bits are transmitted continuously at the rate dictated by the clock pulses. In long distance selial transmission, each unit is driven by a seperate clock of the same frequency. Synchronization signals are transmitted periodically between the two unit to keep their clocks in step with each other.

In Asynchronous transmission, binary information is sent only when it is evailable and the line remains idle when no information to be transmitted. This is in contranst to synchrons transmission, where bits must be transmitted continuously to keep the clock frequency in both units synchronized with each other.