	Aastha Agarwal :
	CS-DS DATE PAGE
O CArch. Como. Architecture	Comp cong. Organication
function behavior	-> structural relation
	(connections of how comp)
- deals with high level	- low level design
design Issue	issue.
-> Airled	-> depends on CA and
	then organisath is decided
- comprissis of in.	- comprises of phy unds
eg-eug. data types etc.	eg scircuits, peripherals et
- what it does	-> How it does.
-involves logic	- involves physical comp
-interface b/w h/w x s/w	- deals with h/w compon.
- help us to understand the	- tells us abt how exactly
Fraities of system	every component is
111111111111111111111111111111111111111	arranged / inter connecte

In a Loosely coupled systems, all processors can use
their local busis cimultaneously. Hence, there is a
contest jour system bus. This I've called bus arbitration


Approaches - D Centralised Bus Arbitration

Distributed Bus Arbitration


Types Daisy Chaining Method

Polling Method.

3 And pendent Request Method.




(i) Suigle Accumulator - The accumulator registory is used implicitly for processing all instructions of program and storing the results into accumulator The instruction format used is One Address field




(1) REGISTER STACK	
A stack that can be placed in a p	ortion of a large
memory on it can be organised as	a collection of
a finite number of memory words	or register
SP-Stack Pointer [FULL] [E	MPTY
Loge contains binary number	Pickeress
whose value is equal to address	
of word other is currently on top	
of Stack	
L'Inne Sterne A, B, C. au placed	
on stack where cue on stop	
LISP points at 3	5
Descrations that can be performed [SP]	C 3
@ Rush - Insertion of new	A
clement at the top of C.	64 Lite check
will point to the next address	
which has the new pushed elemen	*
home the new pureue	
al Pan - Deletion of the top most elem	ont
Plap - Deletion of the top most elem	point to the
previous address having the seco	nd last element.

	AL NO.	PAGE
- Full - It denotes that the star Le Also I-e one bit register (F	Kisful ULL) is	le set to
EMPTY - one bit register EMPTY when stack its empty	es set	to Zeso
(ii) MEMORY STACK  - A stack which can exist as register implemented in RAM Attacked to CF  - The stack is implemented by assignmenty to stack aperation and us register as stack pointer	0.	
-Memory is partitioned into  Beginnents  (Derograme (ii) Data (iii) Stack [AB]	Pacgram Data	Address 1000 acoo
PC (Perogram Counter)  Points the address of next instruction  In the program		
- AR (Address Register) [SP] - [ L. Points at an array of data  Liused during execution phase (reads operand) [		3998
- SP (Stack Pointer)  Points the stop of the stack  Le used to Push and Pap		
hauting to specify an address, since the ac available and demonstically updated in SP	tack webs	alway
	nnad by Ta	



		PAGE
	-> Controle I/P and	ofe Devices.
	ii) Arithmetic and Logic mathematical and carried out in	al Unit (ALU) → All the L logical operations are this aint.
(4)	of O and I The	tored in memory in the form memory of computer consists secondary memory and

AB*CD* + EF*    AB*CD* + EF*	(* AB*  (* AB*  (* AB*)  (* AB	1 +B + C +1	) + E * F )	PAGE
(	(† # AB*CD**  († # AB*CD**  († AB*CD*†  († AB*CD*†  († AB*CD*†  († AB*CD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CD	mbol	Stack	Expression
(	(† # AB*CD**  († # AB*CD**  († AB*CD*†  († AB*CD*†  († AB*CD*†  († AB*CD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CD	Α	/	A
(	(† # AB*CD**  († # AB*CD**  († AB*CD*†  († AB*CD*†  († AB*CD*†  († AB*CD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CD	*	/ *	A
(	(† # AB*CD**  († # AB*CD**  († AB*CD*†  († AB*CD*†  († AB*CD*†  († AB*CD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CD	В	7.	AB
(	(† # AB*CD**  († # AB*CD**  († AB*CD*†  († AB*CD*†  († AB*CD*†  († AB*CD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CD	+	7+	AB-
(	(† # AB*CD**  († # AB*CD**  († AB*CD*†  († AB*CD*†  († AB*CD*†  († AB*CD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CCD*†  (* AB*CD*†  (* AB*CD	C	(+	ARXC
t (+ AB*CD*+  E (+ AB*CD*+  AB*CD*+  (+ AB*CD*+  AB*CCD*+  AB*CD*+  AB*CCD*+  A	(† GB*CD**  (+ AB*CD*+  (+ AB*CD*+  (+ AB*CD*+  (+ AB*CD*+  (+ AB*CD*+  AB*CD*+  (AB*CD*+  (AB*C	*	1 + +	
# (+ AB*CD*+E  (+ AB*CD*+E	(+ AB*CD*+E  (+ AB*CD*+E  (+* AB*CD*+E  AB*CD*+EF**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CD*+E**  AB*CCD*+E**  AB*CD*+E**  AB*CCD*+E**  AB*CCD**  AB*CCD*+E**  AB*CCD**  AB*CCD*	D	/+	
E	(+* AB*CD*tE  (+* AB*CD*tE  AB*CD*tEF**  AB*CCD*TEF**  AB*CCD*TEF*	+	1	
# (+* AB*CD*tE	(+* AB*CD*tE  (** AB*CD*tEF**  AB*CCD*TEF**  AB*CCD*	E	Y+	
(	(*) + AB*CD*+EF**  AB*CD*+EF*+  AB*CCD*+EF*+	*	(+*	
AB*CD* + EF*    AB*CD* + EF*	AB*CD* + E F* +     AB * CD* + E F* +     B + C * CD * F       C	£	\ \ \ \ \ \ \ \	
TER+C *CD TE]   F * (Gi+H)     A		)		AB+CD+ + EF+
(	(* A A A A A A A A A A A A A A A A A A A	* FB+c **cr	t = 7/F + (G+++1))	
(*[+ ABC (*[+* ABC (*[+* ABCC (*[+* ABCCD (*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+ (*[+ ABCCD*+E]	(*[+ ABC (*[+* ABC (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC]	(		
(*[+ ABC (*[+* ABC (*[+* ABCC (*[+* ABCCD (*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+ (*[+ ABCCD*+E]	(*[+ ABC (*[+* ABC (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC]	À		Α
(*[+ ABC (*[+* ABC (*[+* ABCC (*[+* ABCCD (*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+ (*[+ ABCCD*+E (*[+ ABCCD*+E	(*[+ ABC (*[+* ABC (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC]	*	(->-	A
(*[+ ABC (*[+* ABC (*[+* ABCC (*[+* ABCCD (*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+ (*[+ ABCCD*+E (*[+ ABCCD*+E	(*[+ ABC (*[+* ABC (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC] (*[+ ABCC]	L	(+[	A B
(*[+ ABC (*[+* ABC (*[+* ABCC (*[+* ABCCD (*[+* ABCCD*† (*[+ ABCCD*† (*[+ ABCCD*† (*[+ ABCCD*†	(*[+ ABC (*[+* ABCC (*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+E (*[+ ABCCD*+E (*[+ ABCCD*+E+ (*[+ ABCCD*+E+ (*[+ ABCCD*+E+		(-1	
(*[+* ABCC (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+* ABCC] (*[+* ABCC]	(*[+* ABCC (*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+E (*[+ ABCCD*+E]+ (*/ ABCCD*+E]+		(-1-	
(*[+* ABCCD*+  (*[+* ABCCD*+  (*[+ ABCCD*+  (*[+ ABCCD*+E  ABCCD*+E  ABCCD*+E+	(*[+* ABCCD (*[+* ABCCD*+ (*[+ ABCCD*+E (* ABCCD*+E (*/ ABCCD*+E*+		and the state of t	
(*[+ ABCCD*+  (*[+ ABCCD*+  (*[+ ABCCD*+E  ABCCD*+E  ABCCD*+E+	(*[+* ABCCD*+  (*[+ ABCCD*+  (*[+ ABCCD*+E  (* ABCCD*+E+  ABCCD*+E+  ABCCD*+E+	*		
(*[+ ABCCD*+ (*[+ ABCCD*+E 7 ABCCD*+E+	(*[+ ABCCD*+E (* ABCCD*+E+ (*/ ABCCD*+E*+	2	(AL)	
E ABCCD*+E  ABCCD*+E+	(* C+ C+ ABCCD*+E+  (*/ ABCCD*+E+  ABCCD*+E+	D .	I CALTA	
7 ABCCD*+E+	(*/ ABCCD*+E+ ABCCD*+E*+		145.	PAPCCOST
All plustications are all the second and the second are all the second	ABCCD*+E*+	1	(*E+	
1 W/ ACCONTIET	ADDUCT TET	ž	(* [+ (* [+	ABCCD* +E



Types of Addressing Mode


(1) Immediate Mode - In this, the operand is specified in the instruction itself. The instruction contains the actual operand.

(2) Register Mode - In this, the operands are in register that resides withings the CPU, the particular register is selected from a register field in the instruction

(3) Implied Addressing Mode - In this, the operand a specified implicitly in the definition of the Instru you are the instruction compliment accumulated (4) Register indirect mode - In this, the instruction specifies a register in the CPU whose contents give the address of operands souther than the operand itself. (5) Direct Address Mode - In this, effective address field of the instruction gives the address where the effective address is stored in memory. (6) Auto-Increment of Auto Decrement - It is similer to regular undirect mode exp except that the register is lineremented or decremented after its value is used to access memory (7) Base Register - In this mode, the contents of a base register is added to the address part of the instruction to obtain the effective address. (B) Relative Address Mode -> In this, the contents of PC are added to the address part of instruction in order to obtain the effective address. (1) Indirect Address mode - In this , the address field of the unobsuction gives the address when the effective address is stored in memory (10) Indexed Addressing mode- The contents of index suggister the address part of instruction to obfain address effective

Ques	
A REGISTER STACK	tion of a large
A work that can be placed in a	- collection of
A stack that can be placed in a promony on it can be organised as a	and the same
memory or it can be organismed words	or negron
a function of the said	DEY/
FULL EM	Address
Light contains binary number	163
whose value is equal to address	
of word that is currently on top	
of word and is	
Le Stack Li Ihree Sterne A, B, C. au placed	
Three litters on top	
on stack where cir on stop	
Lisp points at 3	5
Departione that can be performed [SP]	B 2
O Rush - Insertion of new	A .
clement at the top of C	4 bit stack -
The second secon	
will point to the next address	
which has the new pushed element	
3 Per - Deletion of the top most elemen	
previous address having the second	some in the second
previous address having the second	A ALEX CAMPAGE

	alth o	ATE AGE
- FULL - It denotes that the stack	is full	,
- FULL - It denotes that the stack	LL) 18 5	et h
one when etack is full		
FEMPTY - one bit register EMPTY	ie Rot 4	L 7.
when stack its kmpty	40 -24-1	- Cest
10		
(ii) MEMORY STACK		
inplemented in RAM Attacked in CAM	Stack or	can be
implemented in RAM Attacked to CPI	1	can be
is implemented.		al an al
memory to stack operation and use	no a por	tion of
register as stack pointer and use	J " pre	cessor
- Memory as partitioned into	B.44	
	Pagram	Address
(i) Programe (ii) Data (iii) Stack [FIR]	Park.	2000
		1000
- PC (Program Counter)		
Points the address of next instruction		
un the program		
Le Used during Fetch phase to read instruction		3997
- DR (Address Register) [SP]		3998
Le Points at an array of data		4001
SP (Stack Pointer)	DR	
Points the top of the stack		
Le used to Push and Pop		
haven to specify an sufer to memory st		1
thanking to specify an address since w	done week	Coutho
avaciable and determinatically updated in Sp	ALLES SE	auvay
Coole	and hy Tan	



012	X = (A+B) * (C+D)
•	General Register Organisation (i) Three Address.
	(i) Three Address.  Add R, A, B (R+A+B)
	Add $R_2, C, D$ $(R, \leftarrow C+D)$ $R_2, C, D$ $(R, \leftarrow C+D)$ $(R, \leftarrow R_1 * R_2)$
	MUL  Store $X, R, R$ $X, R, R$

	Til Two Address
	1 Load R. A. (0 2 R. + B)
	Add Rys (R2 (C)
	Load R2, C (R2 + R2 + D)
	Add $R_2$ , $R_1$ $R_2$ $R_1$ $R_2$ $R_1$ $R_2$ $R_2$ $R_1$ $R_2$ $R_2$ $R_1$ $R_2$ $R_2$ $R_3$ $R_4$ $R_2$ $R_3$ $R_4$ $R_2$ $R_4$ $R_5$ $R_4$ $R_5$
	Store $X, R,$ $(X \leftarrow R)$
*	Single Accumulator (1-Address)
	Load A (AC+A)
	Add B (ACEACHB)
	Store T (T+AC)
	Load C (ACEC)
	Add $D$ $(ACCACHD)$
	Mul $T$ (AC $\leftarrow$ AC $\neq$ $T$ )
15	Hore X (X < AC)
* 6	Stack Organisation (zero Address)
	Postfix -> ABCD+++
	J. T.
	fush A
	push B
	push c
	push c push D Add
	'Add
	MUL
	AJJ

i) Accumulation: It is most often utilized sugister, and it is used to store into taken from me memory ii) Memory Address Register: Address location of memory is stored in this register to be accessed later iii) Memory. Data Register: All the info that is supposed to be written or information that is supposed to be read from a certain memory address is stored here iv) Program Counter: Used to store address to be of the next instruction which is to be executed.

v) Sustruction Registe: It holds the information about to be executed.