· Peripheral Devices

→ connected to comp ~ controlled

ky processor Eg. Keyboard, Brinter

→ under direct control of computer

→ designed to read info into ar out

of the memory wint

→ part of total computer system

→ Types (i) Input (iii) Input Output

(ii) Output

· Input / Output Interface

information b/w internal storage and external I/O devices


→ A hardware unit that plays an imp role b/w CPV and peripheral devices to supervise input and output data or tasks.

→ why we need it?

(i) Dava transfer rate of peripheral are usually slower than CPU

(ii) Data codes and formats of peripheral devices differ from the word format of CPU & memory

(iii) The operating modes of peripheral are different from other peripheral and each Peripherals must be controlled such that others do not connected to CPU do not get distanced.



- -> Functions of I/O Interface
 - (i) Control and timing
 - (ii) Broassor communication
 - (iii) Device communication
 - (iv) Data puffering
 - (4) Error Detection
 - · During period of time, the processor may communicate with one/more devices in unpredictable pattern, depending on program's I/o needs.

· Modes of Data Transfers

→ Binary Info succined from a device is Stored in memory for later processing → CPV executes the instructions and may

accept data temporarily, but the unit ultimate destination of data is memory.

- Types

(i) Pengrammed I/o

(ii) Interrupt initiated I/o

(iii) DMA (Direct Memory acess)

· I/o Command


- (i) Control : Activates and informs what to do
- (11) Status: Test various status conditions in both interface and peripherals.

(16) Output data command Transfer data from bus to one of its registers

(iv) Anput data command: receives an item of data from device and places it in buffer reg.

· I/O Bus

- → Consists of
- (i) Data lines
- (ii) Address lines
- (iii) Control lines
- communication link b/w processor & device
- > I/O bus from processor is attached to all peripheral interface.
- Comprises of mag. tapes, disks, prienters



· Wed when data is to be transferred b/w CPU and IIO.

Next Instruction

Explanation → I/o devices no direct access,

→ In Programmed I/o, CPV makes a suggest

and then CPV stays in program loop

(called Polling) untill the I/o device indically

that it is ready for data transfer.

Since, I/o device takes no jurther action to alert CPU (ie it doesn't interest CPU) to Jell that data transfer can now be done.

- Thus, transferring data under pringram

of I/o device by the CPU.

keeps the processor busy needlessly.

- of I/o po instructions written in computer program. Each data Ivansfer is initiated by an I/o instruction in the program (to access sugister or memory on advice)
 - Dasically initiales the data transfer to be from CPV register & I/o devices
 - to be executed under direct control of
- → Useful in small, low speed systems where hardware costle is minimized

(ii) Interrupted - Initiated I/O

a long time for I/o Module of concern to be ready for data transfer.


The processor also had to wait & had to repeatedly intereograte the status of data transfer.

- This degraded the performance of entire system.

Thus, we use interrupted-Initiated Ho as it eliminates needless waiting

• Drawback still consumes a lot of perocessor time as every word from I/o to memory or from memory to I/o must pass through processor

· Flowchart



Explanation

· In Interrupted I/o, instead of continuous monitoring of CPU, interface will be informed to issue an Interrupt suggest signal, when data are available from device.


· Meanwhile CPV proceeds to execute another program & interface keeps monitoring device

When device is ready for data transfer it generales interupt cignal / request.

· Upon detecting the extremal interrupt signal, CPV stops the task it is performing, process the 40 data-transfer of the resumes the original task it was performing

· Types of successift Mon Vector Vecton Antenupt → The branch coalist - In some that is assigned to a intempts, suppliestly ne narroral built we at office desired mmony computer. Thus info is called interrupt Versor t Priority Interrupt "Surer, where our number of I/o device that the book sulligation with the believes are on cotopole of broducing inscript agral arom mark betaring it spirital ere notific prirang, ulwandhime wind I north when minutes at bem in metals to termine which E tent project of the sound first رار A prieries interript in a system that evaluations סל a principi cur various cources to determina (survey) which conditions is the removed first when ال N. 2 or more suspenses simultaneously" IC. Device with high apred or high prierry py → Duran with low could → low priority Eg Keyboard ن ا

ii) DMA (Direct Memory Access)



· for I/o device to access memory - 2 cycles @ I/o to CPU

3 CPU to memory.

· To make it less time consuming → I/o to Memory

we use DMA

So to transfer large blocks of data at high speed blow I/o device k main-memory we use BMA aproach.

DMA allows data transfer directly blw 4/0 divice & main memory with minimal intervention of CPU.

- * CPU quants I/o interface authority to read from or write to memory without CPU's involvement.
- DMA itself controls data transfer b/w main memory & I/o device.
- of data transfer blu nam memory I To device, and interrupted only after the entire block has been transferred.

1) Trasfer of data blue a fast storage deviated such as may tapes and memory is limited by speed of CPU

Removing CPU from the path the device marige, the memory bus directly, thus increase data transfer speed.


3 During DMA transfer CPV is idle


(3) During DMA transfer, CPU is idle & has no control of memory bus. A DMA takes over the buses to manage the transfer directly b/w the I/O device & memory.

@ CPV disable the bus by some special signal.

· 2 types —(i) Bus Requist (BR). (ii) Bus Grant (BG)

Bus Request signal is input by DMA Controller to sequest CPV to disable control of buses. When BR is is active CPV is the terminales the execution of current instruction of places address bus, data bus, sread & write line in high impedence (disable) and CPU activates Bus Grant (BG1) signal to inform DMA that buses axidicabled





- · serial Communication
- refers to device that conducts cannot handle more other 1 bit of data at a given time.
- reapures only 1 wire and is very slow
- Usually CPV use parallel communication → If device is serial than data is converted to use parallel communication, by attaching more than on wire parallely.
- (1) Synchronous serial communication · a units share a common clock frequency
- · buts are transmitted continuously at a
 - rate dictated by the clock pulse · Long distance -> each unit is driven by separate clock of same frequency
- · Sync signals are transmitted periodically blu the two units to keep their clocks in Step with each other
- · Data transfer lakes place in blocks.
- (5) Asynchronous Social Communication · Transmitter & securer are not sync.
 - by clock ie frequency differs. · Buts are transmitted at a constant

 - · Douta transfer is character oriented.

 · A special bet is transmitted, both ends.
 - 1) Start but always 0 L. Indicales beginning of character
 - 2) Character but -> Stores data
 - 3) End bit always 1 Indicates ending of character