

Data is either positive or negative. Here we study basically three types of data representation for negative numbers.

- (i) Signed Magnitude
- (ii) 1's complement
- (iii) 2's complement.

(i) Signed Magnitude :-

MSB \rightarrow ~~sign~~ signbit $\begin{cases} 0 (+) \\ 1 (-) \end{cases}$

(It is already mentioned to reader that I am using signed magnitude representation.)

MSB
 (x) $\boxed{1}001 = -1$
 $\underbrace{\quad}_{\text{Magnitude}}$

MSB
 $\boxed{0}001 = +1$

(x) $1111 = -7$

$0111 = +7$

(ii) 1's complement :-

(x) write -5 in 1's complement

\rightarrow First of all write binary form of 5, then take complement of each and every bit.

$5 = 0101$

\downarrow complement of every bit

$1010 = -5$

⊗ $6 = 0110$ (+)
 ↓ complement of every bit
 Now $-6 = 1001$

(iii) 2's complement :-

First take 1's complement of the number then add 1 in that then it will be the 2's complement of the no.

⊗ $5 \rightarrow 0101$
 ↓ 1's complement

$-5 \rightarrow 1010$

$$\begin{array}{r} +1 \\ 1010 \\ \hline 1011 \end{array}$$


(This is the 2's complement of the no. 5).

Range of Numbers :-

(i) Sign Mag :- $-(2^{n-1}-1)$ to $+(2^{n-1}-1)$

(ii) 1's comp : $-(2^{n-1}-1)$ to $+(2^{n-1}-1)$

(iii) 2's comp : -2^{n-1} to $+(2^{n-1}-1)$



Computer Organization and Architecture Lab

(19)

Lab-1

Implementing HALF ADDER, FULL ADDER using basic logic gates.

HALF ADDER:- The half adder adds two single binary digits A and B. It has two outputs sum (S) and carry (C).



Truth Table:-

	Input		Output	
	A	B	S	C
0	0	0	0	0
1	0	1	1	0
2	1	0	1	0
3	1	1	0	1

K-Map -


B \ A	A	\bar{A}
\bar{B}	0	1
B	1	0

$$S = A\bar{B} + \bar{A}B$$
$$= A \oplus B$$


B \ A	A	\bar{A}
\bar{B}	0	0
B	0	1

$$C = AB$$

Circuit:-





or



FULL ADDER :- (Two HALF ADDER)

(15)

A full adder adds binary numbers and accounts for values carried in as well as out. A one bit full adder adds three one-bit numbers, often written as A, B and C_{in} . A and B are operands and C_{in} is a bit carried in from previous stage.




Truth Table :-

Input			output	
A	B	C_{in}	S	C_{out}
0	0	0	0	0
1	0	1	1	0
2	0	1	1	0
3	0	1	0	1
4	1	0	1	0
5	1	0	0	1
6	1	0	0	1
7	1	1	1	1

$$S = \bar{A}\bar{B}\bar{C}_i + A\bar{B}\bar{C}_i + \bar{A}B\bar{C}_i + ABC_i$$

$$C = AB + BC_i + AC_i$$

Circuit:-




Carry Look Ahead Adder (CLA)

(16)

CLA is used to reducing the carry propagation delay by calculating the carry signals in advance, based on the input signals.

A	B	C _{in}	C _o
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



CLA adder circuit is based on the fact that a carry signal will be generated in two cases:

- (i) when both bits A_i and B_i are 1, or
- (ii) when one of the two bits is 1 and the carry-in (carry of the previous stage) is 1.

$$C_o = \underbrace{A \cdot B}_{\text{Carry generator (G)}} + \underbrace{(A \oplus B) \cdot C_{in}}_{\text{Carry propagator (P)}}$$

$$C_o = G + P \cdot C_{in}$$

Generalization^(k-1) of the above equation

$$C_i = G_i + P_i C_{i-1}$$

Now put $i=0$

$$C_o = G_o + P_o C_{-1} \quad \text{--- (I)}$$

put $i=1$

$$C_1 = G_1 + P_1 C_o \quad \text{--- (II)}$$

Now put the value of C_0 in equ. (1)

$$C_1 = G_1 + P_1(G_0 + P_0 C_{-1}) = G_1 + P_1 G_0 + P_1 P_0 C_{-1}$$


put $j=2$

$$\begin{aligned} C_2 &= G_2 + P_2 C_1 \\ &= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_{-1}) \\ &= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_2 P_1 P_0 C_{-1} \end{aligned}$$


put $j=3$

$$\begin{aligned} C_3 &= G_3 + P_3 C_2 \\ &= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}) \end{aligned}$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1}$$



Full adder circuit used to add the operand bits in the i th column, i.e. $A_i B_i$



$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_{i-1}$$

$$C_i = G_i + P_i \cdot C_{i-1}$$

(iii) $1011.001 - 110.10$

Solution:

1's complement of 0110.100 is 1001.011 Hence

Minued -		1 0 1 1 . 0 0 1
I's complement of subtrahend -		<u>1 0 0 1 . 0 1 1</u>
Carry over -	1	0 1 0 0 . 1 0 0
		<u> 1</u>
		0 1 0 0 . 1 0 1

Hence the required difference is 100.101

(iv) $10110.01 - 11010.10$

Solution:

1's complement of 11010.10 is 00101.01

$$\begin{array}{r} 10110.01 \\ 00101.01 \\ \hline 11011.10 \end{array}$$

Hence the required difference is -00100.01 i.e. -100.01

Subtraction by 2's Complement

With the help of subtraction by 2's complement method we can easily subtract two binary numbers.

The operation is carried out by means of the following steps:

- (i) At first, 2's complement of the subtrahend is found.
- (ii) Then it is added to the minuend.
- (iii) If the final carry over of the sum is 1, it is dropped and the result is positive.
- (iv) If there is no carry over, the two's complement of the sum will be the result and it is negative.

```
System.out.println("Sum =" + (a+b));
```

```
break;
```

```
case 2:
```

```
System.out.println("Difference =" + (a-b));
```

```
break;
```

```
case 3:
```

```
System.out.println("Product =" + (a*b));
```

```
break;
```

```
case 4:
```

```
System.out.println("Quotient =" + (a/b));
```


```
break;
```

```
}
```

```
}
```

```
}}
```

Output:-



```
Command Prompt
C:\Users\Prathmesh Singh\Desktop\Lab File>javac Calc.java
C:\Users\Prathmesh Singh\Desktop\Lab File>java Calculator
Enter First Number:5
Enter Second Number:6
Select Choice:
1)Addition
2)Substraction
3)Multiplication
4)Division
Enter Choice:4
Quotient =0.8333333333333334
C:\Users\Prathmesh Singh\Desktop\Lab File>
```

Subtraction by 1's Complement

In subtraction by 1's complement we subtract two binary numbers using carried by 1's complement.

The steps to be followed in subtraction by 1's complement are:

- i) To write down 1's complement of the subtrahend.
- ii) To add this with the minuend.
- iii) If the result of addition has a carry over then it is dropped and an 1 is added in the last bit.
- iv) If there is no carry over, then 1's complement of the result of addition is obtained to get the final result and it is negative.

(i) $110101 - 100101$

Solution:

1's complement of 10011 is 011010. Hence

$$\begin{array}{r}
 \text{Minued -} \quad 110101 \\
 \text{1's complement of subtrahend -} \quad \underline{011010} \\
 \text{Carry over -} \quad 1 \quad 001111 \\
 \hline
 \quad \quad \quad 1 \\
 \hline
 \quad \quad \quad 010000
 \end{array}$$

The required difference is 10000

(ii) $101011 - 111001$

Solution:

1's complement of 111001 is 000110. Hence

$$\begin{array}{r}
 \text{Minued -} \quad 101011 \\
 \text{1's complement -} \quad \underline{000110} \\
 \hline
 \quad \quad \quad 110001
 \end{array}$$

Hence the difference is -1110

Program No.:8

Objective:- Program to display a message on the screen.

Software Required:- TextEditor(Notepad++), Web Browser

Code:-

```
<html>
<head><title></title></head>
<body>
<h2>Program 8</h2>
<ul>
    <li>hello</li>
    <li>hello</li>
</ul><br>
<ol>
    <li>hello</li>
    <li>hello</li>
</ol><br>
<table border = "1">
    <tr>
        <td>hello</td>
        <td>hello</td>
    </tr>
```

(i) 110110 - 10110

Solution:

The numbers of bits in the subtrahend is 5 while that of minuend is 6. We make the number of bits in the subtrahend equal to that of minuend by taking a '0' in the sixth place of the subtrahend.

Now, 2's complement of 010110 is $(101101 + 1)$ i.e. 101010. Adding this with the minuend.

$$\begin{array}{r} 1\ 1\ 0\ 1\ 1\ 0 \quad \text{Minuend} \\ 1\ 0\ 1\ 0\ 1\ 0 \quad \text{2's complement of subtrahend} \\ \hline \text{Carry over} \quad 1\ 1\ 0\ 0\ 0\ 0 \quad \text{Result of addition} \end{array}$$

After dropping the carry-over we get the result of subtraction to be 100000.

(ii) 10110 - 11010

Solution:

2's complement of 11010 is $(00101 + 1)$ i.e. 00110. Hence

$$\begin{array}{r} \text{Minued -} \quad 1\ 0\ 1\ 1\ 0 \\ 2\text{'s complement of subtrahend -} \quad \underline{0\ 0\ 1\ 1\ 0} \\ \hline \text{Result of addition -} \quad 1\ 1\ 1\ 0\ 0 \end{array}$$

As there is no carry over, the result of subtraction is negative and is obtained by writing the 2's complement of 11100 i.e. $(00011 + 1)$ or 00100.

Hence the difference is - 100.

(iii) 1010.11 - 1001.01

Solution:

2's complement of 1001.01 is 0110.11. Hence

$$\begin{array}{r} \text{Minued -} \quad 1\ 0\ 1\ 0.1\ 1 \\ 2\text{'s complement of subtrahend -} \quad \underline{0\ 1\ 1\ 0.1\ 1} \\ \hline \text{Carry over} \quad 1\ 0\ 0\ 0\ 1.1\ 0 \end{array}$$

After dropping the carry over we get the result of subtraction as 1.10.

Program No.:7

Objective:- To write a program of calculator .

Software Required:- TextEditor(Notepad++),JDK

Code:-

```
import java.util.*;

class Calculator

{

    public static void main(String[] args)

    {

        Scanner sc=new Scanner(System.in);

        System.out.print("Enter First Number:");

        double a=sc.nextDouble();

        System.out.print("Enter Second Number:");

        double b=sc.nextDouble();

        System.out.print("Select

Choice:\n1)Addition\n2)Substraction\n3)Multiplication\n4)Division\n

Enter Choice:");

        int choice=sc.nextInt();

        switch (choice)

        {

            case 1:
```


(iv) $10100.01 - 11011.10$

Solution:

2's complement of 11011.10 is 00100.10 . Hence

Minued - 10100.01


2's complement of subtrahend - 00100.10

Result of addition - 11000.11

As there is no carry over the result of subtraction is negative and is obtained by writing the 2's complement of 11000.11 .

Hence the required result is -00111.01 .

Output:-



```
Command Prompt

C:\Users\Prathmesh Singh\Desktop\Lab File>javac Prog6.java

C:\Users\Prathmesh Singh\Desktop\Lab File>java Eod
Enter number:3
Number is odd

C:\Users\Prathmesh Singh\Desktop\Lab File>java Eod
Enter number:4
Number is even

C:\Users\Prathmesh Singh\Desktop\Lab File>
```

Multiplication Algorithms : (Signed Operand Multiplication)

Multiplication of two fixed point binary number in signed magnitude representation is done by with paper and pen by a process of successive shift and add operation.

101	5	Multiplicand
$\times 011$	<u>3</u>	Multiplicator
101		
101 +		
000		
<u>01111</u>	<u>15</u>	Product.

Procedure:-

Initially the multiplicand is in B and Multiplier is in Q. The corresponding signs are in Q_B and Q_S . Register A and E are cleared and the sequence counter SC is set to a number equal to the number of bits of the multiplier.

After initialization, lower bit of Q_n is tested.


Multiplicand: B
Multiplier: Q
LSB of Q: Q_n

Condition:

- (i) If Q_n is 1 then $E \leftarrow A + B$
- (ii) If Q_n is 0 then nothing is done.

Register EAQ is then shifted right.

Multiply operation



Flow chart for multiply operation

'Booth' Multiplication Algorithm:

Booth algorithm gives a procedure for multiplying binary integers in signed 2's complement representation. It operates on the fact that strings of 0's in multiplier require no addition but just shifting.

Consider a four bit number i.e.

$$\begin{array}{c} \cancel{a_n} \cancel{a_{n-1}} \cancel{a_{n-2}} \cancel{a_{n-3}} \cancel{a_{n-4}} \dots \cancel{a_1} \cancel{a_0} \\ a_n \ a_{n-1} \ a_{n-2} \dots a_1 \ a_0 \end{array}$$

Conditions:-

1. $\begin{array}{cc} a_n & a_{n+1} \\ 0 & 0 \\ 1 & 1 \end{array} \left. \vphantom{\begin{array}{cc} a_n & a_{n+1} \\ 0 & 0 \\ 1 & 1 \end{array}} \right\} \begin{array}{l} \text{When both } a_n \text{ and } a_{n+1} \text{ bit are} \\ \text{same perform only arithmetic} \\ \text{right shift (ashr)} \end{array}$
2. $\begin{array}{cc} 0 & 1 \end{array} \left. \vphantom{\begin{array}{cc} 0 & 1 \end{array}} \right\} \text{Then perform } A \leftarrow A + M \text{ then ashr}$
3. $\begin{array}{cc} 1 & 0 \end{array} \left. \vphantom{\begin{array}{cc} 1 & 0 \end{array}} \right\} \text{Then perform } A \leftarrow A - M \text{ then ashr.}$

A is Accumulator initialize with 0.
ashr is Arithmetic shift right.

AQ is the final answer
(If any one multiplicand or multiplier is negative then final answer is 2's complement of AQ).

Exp:-

$$7 \times 3 = 21$$


$M = 7 = 0111$ Multiplier

$Q_{23} = 0011$ Multiplier

$A = 0000$, $Q_{n+1} = 0$ $SC = 4$

A	Q	Q_{n+1}	SC	Action
0000	0011	0	4	$A \leftarrow A - M \equiv A + 2^3 \text{ complement of } M$
1001	0011	0		ashr $\begin{array}{r} 0000 \\ 1001 \\ \hline 1001 \end{array}$
1100	1001	1	3	
1110	0100	1	2	ashr
0101	0100	1	1	$A \leftarrow A + M$
0010	1010	0		ashr $\begin{array}{r} 1110 \\ 0111 \\ \hline 10101 \\ \times \end{array}$
0001	0101	0	0	END

$$10101 = 21 \text{ Ans}$$




Booth's Algorithm for multiplication of signed-2's complement numbers

QUESTION

Write a program to calculate the sum of two numbers

$x \rightarrow 10$
 $y \rightarrow 20$
 $z \rightarrow 30$



ANSWER

Checking the bits of the multiplier one at a time and forming partial products is a sequential operation that requires a sequence of add and shift microoperations.


The multiplication of two binary numbers can be done with one microoperation by means of a combinational circuit that forms the product bits all at once.

This is a fast way of multiplying two numbers since all it takes is the time for the signal to propagate through the gates that form the multiplication array.

An array multiplier requires a large number of gates and for this reason it was not economical until the development of integrated circuits.

eg.

$$\begin{array}{r}
 \begin{array}{cc}
 b_1 & b_0 \\
 a_1 & a_0 \\
 \hline
 a_0 b_1 & a_0 b_0 \\
 a_1 b_1 & a_1 b_0 \\
 \hline
 c_3 & c_2 & c_1 & c_0
 \end{array}
 \end{array}$$



2-bit by 2-bit Array Multiplier

Division Algorithms :-

Division of two fixed point binary number in signed-magnitude representation is done with paper and pencil by a process of successive compare, shift and subtract operation.

Exp. Divisor

$$\begin{array}{r}
 \text{B} = 10001 \overline{) 01110000000} \\
 \underline{01110} \\
 011100 \\
 \underline{10001} \\
 010110 \\
 \underline{10001} \\
 0010100 \\
 \underline{10001} \\
 0110
 \end{array}$$

Quotient = Q

Dividend = A

5 bits of $A < B$

6 bits of $A \geq B$


Shift B then subtract

Remainder $< B$, end 0 in Q

Final Remainder

Hardware Implementation :-

Divide operation



Flow chart for Divide operation

Divide overflow (DVF) :- Arises because the length of register is finite and will not hold a number that exceeds the standard length. Another problem associated with division is that division by zero is also avoided. It is also handled by DVF.

Procedure:-

Divident A

Divisor B

Double length dividend stored in AQ

E initial empty

Step 1- First off all perform shl EAQ

Step 2- (i) If $E=1$ then $A \leftarrow A-B$
and $Q_n \leftarrow 1$

(ii) If $E=0$ then $EA \leftarrow A-B$

(a) If $E=1$ then ~~EA~~ $Q_n \leftarrow 1$

(b) If $E=0$ then $EA \leftarrow A+B$

Step 3. $SC \leftarrow SC-1$ (Repeat until $SC=0$)

Note (i) Subtraction perform by 2's complement.

(ii) $A-B = A + \bar{B} + 1$

(iii) $SC = \text{no. of bit in } \del{EAQ} \text{ } Q, (Q \text{ Quotients}).$

Exp.

$$B = 10001 \quad \bar{B} + 1 = 0.1111$$

$$A = 01110$$

	E	A	Q	SC
		01110	00000	5
shl	0	1110	00000	
		01111		
	1	01011	00001	4
	0	10110	00010	
		01111		
	1	00101	00011	3
	0	01010	00110	
		01111		
	0	11001		
		10001		
	1	01010	00110	2
	0	10100	01100	
		01111		
	1	00011	01101	1
	0	00110	11010	
		01111		
	0	10101		
		10001		
	1	00110	11010	0


Ans. Remainder in A
Quotient in Q
Neglect E.

Floating Point Arithmetic Operation

Single precision
(32 bit)

Double precision
(64 bit)

IEEE 32-bit Floating Point Number :-



$$E' = E + \text{bias} \Rightarrow (E + 127)$$

$S \rightarrow \text{sign } (0 \rightarrow +ve, 1 \rightarrow -ve)$

$E' \rightarrow \text{Exponent } 8 \text{ bit}$

$M \rightarrow \text{Mantissa } 23 \text{ bit}$

Normalized Form:

$$113.927 \times 10^{-6}$$

$$\Rightarrow 1.13927 \times 10^{-4}$$

$$E = -4$$

$$M = 13927$$

Exp.

Ex 1. Write $(1462.125)_{10}$ into IEEE 32 bit floating point representation.

Sol. $(1462.125)_{10} = (10110110100.001)_2$

Normalized form

$$1.0110110100001 \times 2^{10}$$

$$S = 0$$

$$M = 0110110100001$$

$$E = 10 \Rightarrow E' = E + 127 = 10 + 127 = 137$$

$$E' = 10001001$$

0	10001001	0110110100001...0
---	----------	-------------------

Ex 2. Write $-(0.75)_{10}$ into IEEE 32 bit floating point number.

Sol. $-(0.75)_{10} = -(0.11)_2$

Normalized form

$$-1.1 \times 2^{-1}$$

$$S = 1$$

$$M = 1$$

$$E = -1 \Rightarrow E' = E + 127 = 126 = 01111110$$

1	01111110	1000...0
---	----------	----------

$$\begin{array}{l} 0.75 \times 2 = 1.50 \quad 1 \\ 0.50 \times 2 = 1.0 \quad 1 \end{array} \downarrow$$

$$128 \quad 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1$$