

California State University, Northridge

Department of Electrical and Computer Engineering


Computer Assignment 5: Block memory copy
May 08, 2019


Professor: Shahnam Mirzaei Ph.D

Authors: Ridge Tejuco When reading from the RAM, there is a delay that offsets the results. A initial value of "0000" can be read which is not part of the initialization. The counter displayed has been adjusted to read the true values of the address.

After reading M(1) and M(0), they are added together and stored in M(3)

1111 +11FF 1210





For ease of reading, the counter at the bottom, indicates the current address when reading from or writing to the memory.


Next, after reading M(4) and M(5), the value is store in M(7)

11cc

<u>+ 11de</u>

23aa






In the last check, M(8) and M(9) were read, and stored in M(11)

dada

+ 4bdb

126b5



The first design with a single port ram correctly copies the added values.


For the dual port Ram, both M(0) and M(1) are read on the same clock cycle.

M(3) = M(1) + M(2)

1111

<u>+ 00FF</u>

1210




M(7) = M(4) + M(5)

11cc

<u>+ 11de</u>

23aa




M(11) = M(8) + M(9)

dada

+ 4bdb

126b5



```
--memBlockCopy top.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
entity memBlockCopy top is
      Port(clk,rst: in std logic;
      counter out: out std logic vector(9 downto 0);
      dout:out std logic vector(15 downto 0));
end memBlockCopy top;
architecture Behavioral of memBlockCopy top is
      signal high: std logic vector(0 downto 0) := "1";
      signal low: std logic vector(0 downto 0) := "0";
      signal we: std logic vector(0 downto 0);
      signal address, counter in: std logic vector (9 downto 0);
      signal u1: unsigned(9 downto 0) := "0000000001";
      signal data in, data out, dff, ADD: std logic vector (15 downto 0);
      component blk mem gen 0 is
      Port(
            clka : IN STD LOGIC;
            wea : IN STD LOGIC VECTOR(0 DOWNTO 0);
            addra : IN STD LOGIC VECTOR(9 DOWNTO 0);
            dina : IN STD LOGIC VECTOR(15 DOWNTO 0);
            douta : OUT STD LOGIC VECTOR(15 DOWNTO 0));
      end component;
begin
MEMORY: blk mem gen 0
      port map(clka => clk, wea => we,
      addra => address, dina => data in, douta => data out);
process(clk,rst) -- DFF
begin
      if rising edge(clk) then
      dff <= data out;</pre>
      end if;
end process;
ADD <= std logic vector(unsigned(dff) + unsigned(data out));
process(clk,rst)
begin
      if(rst = '1') then
      address <= (others => '0');
      elsif falling edge(clk) then
      address <= counter in;</pre>
      end if;
end process;
counter in <= std logic vector(unsigned(address) + u1);</pre>
process (address)
begin
      if(address(1 downto 0) = "11") then
      we <= high;
```

```
else
      we <= low;
      end if;
end process;
data in <= ADD;
dout <= data out;</pre>
counter out <= std logic vector(unsigned(address) - u1);</pre>
end Behavioral;
-- memBlockCopy tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity memBlockCopy tb is
-- Port ();
end memBlockCopy tb;
architecture Behavioral of memBlockCopy tb is
signal clk sig,rst sig: std logic := '0';
signal dout sig: std logic vector(15 downto 0);
signal counter sig: std logic vector(9 downto 0);
constant cp: time := 10ns;
component memBlockCopy top is
      Port(clk,rst: in std logic;
      counter out: out std logic vector(9 downto 0);
      dout:out std logic vector(15 downto 0));
end component;
begin
UUT: memBlockCopy top
      port map(clk => clk sig, rst => rst sig,counter out => counter sig, dout =>
dout sig);
process(clk sig)
begin
      clk sig <= not clk sig after cp/2;</pre>
end process;
process
begin
      rst sig <= '1';
      wait for cp/8;
      rst sig <= '0';
      wait;
end process;
end Behavioral;
```

```
--dpRamCopy top.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
entity dpRamCopy top is
      Port(clk,rst: in std logic;
      counter out: out std logic vector(9 downto 0);
      doutA, doutB: out std logic vector(15 downto 0));
end dpRamCopy top;
architecture Behavioral of dpRamCopy top is
      signal high: std logic vector(0 downto 0) := "1";
      signal low: std logic vector(0 downto 0) := "0";
      signal low16: std logic vector(15 downto 0) := (others => '0');
      signal we: std logic vector(0 downto 0);
      signal u1: unsigned(9 downto 0) := "0000000001";
      signal address, addressB: std logic vector (9 downto 0);
      signal data in, data out, data out2, ADD, dff, dff2: std logic vector (15 downto 0);
      component blk mem gen 1 IS
      PORT (
      clka : IN STD LOGIC;
      wea : IN STD LOGIC VECTOR(0 DOWNTO 0);
      addra : IN STD LOGIC VECTOR(9 DOWNTO 0);
      dina : IN STD LOGIC VECTOR(15 DOWNTO 0);
      douta : OUT STD LOGIC VECTOR(15 DOWNTO 0);
      clkb : IN STD LOGIC;
      web : IN STD LOGIC VECTOR(0 DOWNTO 0);
      addrb : IN STD LOGIC VECTOR(9 DOWNTO 0);
      dinb : IN STD LOGIC VECTOR(15 DOWNTO 0);
      doutb : OUT STD LOGIC VECTOR (15 DOWNTO 0)
      );
      END component;
begin
MEMORY: blk mem gen 1
      port map(clka => clk, wea => low, dina => low16, addra => address,
            douta => data out,clkb => clk, web => we,addrb => addressB,
            dinb => data in, doutb => data out2);
process(clk,rst)
begin
      if(rst = '1') then
      address <= (others => '0');
      elsif falling edge(clk) then
      address <= addressB;</pre>
      end if;
end process;
process (address)
begin
      if(address(1 downto 0) = "10") then
      we <= high;
```

```
else
      we <= low;
      end if;
end process;
process(clk)
begin
end process;
addressB <= std logic vector(unsigned(address) + u1);</pre>
ADD <= std logic vector(unsigned(data out) + unsigned(data out2));
data in <= ADD;
doutA <= data out;
doutB <= data out2;</pre>
counter out <= std logic vector(unsigned(address) - u1);</pre>
end Behavioral;
--dpRamCopy tb.vhd;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity dpRamCopy tb is
-- Port ();
end dpRamCopy tb;
architecture Behavioral of dpRamCopy tb is
signal clk sig,rst sig: std logic := '0';
signal dout sig, dout2 sig: std logic vector(15 downto 0);
signal counter sig: std logic vector(9 downto 0);
constant cp: time := 10ns;
component dpRamCopy top is
      Port(clk,rst: in std logic;
      counter out: out std logic vector(9 downto 0);
      doutA, doutB: out std logic vector(15 downto 0));
end component dpRamCopy top;
begin
process(clk sig)
begin
      clk sig <= not clk sig after cp/2;
end process;
UUT: dpRamCopy top
      port map(clk => clk sig, rst => rst sig,
            counter out => counter sig, doutA => dout sig,
            doutB => dout2 sig);
process
begin
      rst sig <= '1';
      wait for cp/8;
      rst sig <= '0';
      wait;
end process;
end Behavioral;
```