Fall 2019



California State University, Northridge

Department of Electrical and Computer Engineering

ECE 526L

Experiment # 9
Modeling a Sequence Controller
December 10, 2019

Authors: Ridge Tejuco

Professor: Ronald Mehler Ph.D

I hereby attest that this lab report is entirely my own work. I have not copied either code or text from anyone, nor have I allowed or will I allow anyone to copy my work.

Name	(printed)	
2.7	/ ' 1)	
Name	(signed)	
Date		

## Analysis of Sequence Controller

To test the sequence controller, the opcodes were cycled through to test each operation. For opcode 4'b0000 and 4'b0001 the address line was cycled through to test the output for the memory mapping. Figure 1 shows the result for OP 4'b0000 and ADDR  $(63)_{decimal}$ .



Figure 1. Output of OPCODE = 4b'0000 at address 63.

Looking closer the flags are changed at FETCH and DECODE. The flags stay the same at EXECUTE and change again at update. In the Fetch cycle the IR EN, the RAM CS, and the RDR EN are enabled.





Figure 2. Cycling through ADDR

In figure 2, ADDR line is cycled through all the way to 67. In the DECODE cycle the the flags cycle through A\_EN, B\_EN, PDR\_EN and PORT\_RD, which is expected.


In Figure 3, at 440 ps, the opcode 4'b0001 is tested. Similar to 4'b0000, the ADDR line is cycled through as the memory mapping produces different output flags. It again cycles through flags A\_EN, B\_EN, PDR\_EN and PORT\_RD but instead of enabling PORT\_EN it enables RDR\_EN to write to RAM.





In figure 4, at 920 ps, the opcodes 4'b0010 to 4'b0111 were tested. These are the ALU operations.

Figure 4. ALU opcodes



In figure 5, at 1400 ps, the Branch operations were tested. During these operations, the PC EN and PC LOAD are enabled.

Also in figure 5, the PHASE\_EN is disabled by setting it high. The Phase is prevented from moving to the next cycle.

Figure 5. Branch opcode and PHASE EN = 1'b0



```
//TB CONTROLLER.sv
//Ridge Tejuco
//DEC 10,2019
`timescale 1 ns / 100 ps
module TB CONTROLLER();
  parameter DELAY = 8;
  reg CLK, RST, IF, PHASE EN;
  reg [3:0] FLAGS, OPCODE;
  reg [6:0] ADDR;
  wire IR EN, A EN;
  wire B EN, PDR EN, PORT_EN, PORT_RD, PC_EN, PC_LOAD;
  wire ALU EN, ALU OE, RAM OE, RDR EN, RAM CS;
TOP CONTROLLER DUT(CLK, RST, PHASE EN, FLAGS, OPCODE, ADDR, FLAGS, IF, IR EN, A EN,
     B EN, PDR EN, PORT EN, PORT RD, PC EN, PC LOAD,
     ALU EN, ALU OE, RAM OE, RDR EN, RAM CS);
  initial begin
     #1 CLK = 1'b1;
     #1 forever #(DELAY/8) CLK = ~CLK;
  end
  initial begin
     $vcdpluson;
     RST = 1'b1;
     PHASE EN = 1'b0;
     FLAGS = 4'b0; IF = 1'b0;
     #1 RST = 1'b0;
     #1 RST = 1'b1;
     OPCODE = 4'b0000; //LOAD
     ADDR = 7'b0111111;
     #1 repeat (4) #DELAY ADDR = ADDR + 1;
     #DELAY
     OPCODE = 4'b0001; //STORE
     ADDR = 7'b01111111;
     repeat (4) #DELAY ADDR = ADDR + 1;
     \#DELAY ADDR = 7'b0111111;
     repeat (11) #DELAY OPCODE = OPCODE + 1;
     #DELAY $finish;
  end
```

Endmodule

```
CSUN - 526 - Lab 9 and 10
Ridge Tejuco
November 7, 2019
_____
Sequence Controller
_____*/
`timescale 1ns / 100ps
//typedef enum req [1:0] {FETCH, DECODE, EXECUTE, UPDATE} PHASE;
module SEQUENCE CONTROLLER (ADDR, OPCODE, PHASE IN, FLAGS, IF,
    IR EN, A EN, B EN, PDR EN, PORT EN, PORT RD, PC EN,
    PC LOAD, ALU EN, ALU OE, RAM OE, RDR EN, RAM CS);
   input [6:0] ADDR;
   input [3:0] OPCODE;
   input PHASE PHASE IN;
   input [3:0] FLAGS;
   input IF;
 reg [12:0] OUT;
   output reg IR EN, A EN, B EN, PDR EN, PORT EN, PORT RD, PC EN;
 output reg PC LOAD, ALU EN, ALU OE, RAM OE, RDR EN, RAM CS;
 always@(*) begin
{IR EN, A EN, B EN, PDR EN, PORT EN, PORT RD, PC EN, PC LOAD, ALU EN, ALU OE, RAM OE
,RDR EN,RAM CS} <= OUT;
 end
   always ff@(PHASE IN,OPCODE,ADDR) begin
     case (PHASE IN) inside
    FETCH:
    OUT <= 13'b100000000010;
    DECODE:
    case (OPCODE) inside
         4'b0000:// LOAD
         case (ADDR) inside
              7'b01?????: OUT <= 13'b000010000010; //ADDR = 32 - 63
              7'b1000000: OUT <= 13'b0100100000000; //ADDR = 64
              7'b1000001: OUT <= 13'b0010100000000; //ADDR = 65
              7'b1000010: OUT <= 13'b0001100000000; //ADDR = 66
              7'b1000011: OUT <= 13'b0000110000000; //ADDR = 67
```

```
endcase
          4'b0001: //STORE
          case (ADDR) inside
              7'b01?????: OUT <= 13'b000000000000; //ADDR = 32 - 63
               7'b1000000: OUT <= 13'b010000000100; //ADDR = 64
               7'b1000011: OUT <= 13'b001000000100; //ADDR = 65
              7'b1000010: OUT <= 13'b000100000100; //ADDR = 66
               7'b1000011: OUT <= 13'b000010000100; //ADDR = 67
              default: OUT <= 13'b000000000001;</pre>
          endcase
          4'b001?,4'b01??:
          OUT <= 13'b0110000011001; //ALU Operations
          4'b10??, 4'b1100:
          OUT <= 13'b0000001100001; //Branch operations
          default:
          OUT <= 13'b00000000001; //illegal
    endcase
    EXECUTE: OUT <= OUT;
    UPDATE:
    OUT <= (OUT & 13'b0000001100000) | 13'b0000001000000;
    default: OUT <= 13'b000000000001;
    endcase
    end
endmodule
```

```
//TOP CONTROLLER.sv
typedef enum req [1:0] {FETCH, DECODE, EXECUTE, UPDATE} PHASE;
`timescale 1 ns / 100 ps
module
TOP CONTROLLER (CLK, RST, PHASE EN, FLAGS, OPCODE, ADDR, FLAGS, IF, IR EN, A EN,
     B EN, PDR EN, PORT EN, PORT RD, PC EN, PC LOAD,
     ALU EN, ALU OE, RAM OE, RDR EN, RAM CS);
  input CLK, RST, IF, PHASE EN;
  input [3:0] FLAGS, OPCODE;
  input [6:0] ADDR;
  output IR EN, A EN;
  output B EN, PDR EN, PORT EN, PORT RD, PC EN, PC LOAD;
  output ALU EN, ALU OE, RAM OE, RDR EN, RAM CS;
  PHASE PHASE LINE;
  reg AASD RST;
  /*module SEQUENCE CONTROLLER(ADDR,OPCODE,PHASE IN,FLAGS,IF,
     IR EN, A EN, B EN, PDR EN, PORT EN, PORT RD, PC EN,
     PC LOAD, ALU EN, ALU OE, RAM OE, RDR EN, RAM CS); */
  SEQUENCE CONTROLLER DUT (ADDR, OPCODE, PHASE LINE, FLAGS, IF,
     IR EN, A EN, B EN, PDR EN, PORT EN, PORT RD, PC EN,
     PC LOAD, ALU EN, ALU OE, RAM OE, RDR EN, RAM CS);
  //module AASD (OUT, CLK, RST);
  AASD AASD MOD (AASD RST, CLK, RST);
  //module PHASE GEN(CLK,RST,EN,PHASE);
  PHASE GEN PHASE MOD(CLK, AASD RST, PHASE EN, PHASE LINE);
```

endmodule

```
CSUN - ECE 526L
Ridge Tejuco
______
AASD.sv
GOALS
DFF1 <= RST, DFF2 <= DFF1 @ posedge clk when RST = 1
DFF 1&2 <= 0 @ negedge RST
======*/
`timescale 1 ns / 100 ps
module AASD (OUT, CLK, RST);
   output reg OUT;
   input wire CLK, RST;
   reg DFF0 OUT;
   always @(posedge(CLK), negedge(RST)) begin
     if(RST == 1'b0) begin
         DFF0 OUT <= 1'b0;</pre>
         OUT <= 1'b0;
     end else begin
         OUT <= DFF0 OUT;
         DFF0 OUT <= RST;</pre>
     end
   end
endmodule
```

```
CSUN - ECE526 - LAB9/10
Ridge Tejuco
November 7, 2019
_____
PHASE GEN.sv
-output Phase 1 and 2 with reset and clock inputs
-use AASD reset
=======*/
//typedef enum reg [1:0] {FETCH, DECODE, EXECUTE, UPDATE} PHASE;
`timescale 1 ns / 100 ps
module PHASE GEN(CLK, RST, EN, PHASE OUT);
   input CLK, RST, EN;
   output PHASE PHASE OUT;
   always ff@(posedge CLK, negedge RST) begin
     if(EN == 1'b0) begin
    if(RST == 1'b0)
             PHASE OUT <= PHASE OUT.first();
             PHASE OUT <= PHASE OUT.next();
    end else
    PHASE OUT <= PHASE OUT;
   end
endmodule
```