


Computer Assignment 3
Professor: Shahnam Mirzaei phD.
Author: Ridge Tejuco
March 24, 2019


SA TOP RESULTS





In the test bench 3 additions take place.

The result of each bit is displayed 8 clock cycles after the \boldsymbol{x} and \boldsymbol{y} bit is input.

Looking closer, the results are verified by reading s_sig right to left.








```
-- sa top.vhd
-- Ridge Tejuco
library ieee;
use ieee.std logic 1164.all;
entity sa top is
     port (x, y, clk: in std logic;
     s: out std logic);
end entity;
architecture siso of sa top is
     signal x_out, y_out: std_logic;
     signal cout_sig, cin_sig, sum_sig: std_logic;
     signal output: std logic;
     component shift_register siso is
     port(clk, reset,d : IN STD LOGIC;
                 q: OUT STD LOGIC);
     END component shift register siso;
     component FullAdder is
     Port (cin,a,b: in STD LOGIC;
                 sum,cout : out STD LOGIC);
     end component FullAdder ;
     component dff is
     port(d,clk,reset: in std logic;
           q: out std logic);
     end component dff;
     Begin
     X REG: shift register siso
           port map(clk => clk, reset => '0', d => x,q => x out);
     Y_REG: shift_register_siso
           port map(clk \Rightarrow clk, reset \Rightarrow '0', d \Rightarrow y, q \Rightarrow y out);
     ADDER: FullAdder
           port map(cin => cin sig, a => x out,
                b => y out, sum => sum sig, cout => cout sig);
     CARRY: dff
           port map(d => cout sig,clk => clk,reset => '0',q =>
cin sig);
     SUM REG: shift register siso
           port map(clk => clk, reset => '0', d => sum siq, q =>
output);
     s <= output;
end siso;
```

```
--sa top tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity sa top tb is
-- Port ( );
end sa top tb;
architecture Behavioral of sa top tb is
     signal clk sig: std logic := '0';
     signal x sig,y sig,s sig: std logic;
     constant period: time := 10ns;
     component sa top
     port (x, y, clk: in std logic;
     s: out std logic);
     end component;
     begin
     UUT: sa top
           port map(x \Rightarrow x \text{ sig,} y \Rightarrow y \text{ sig,} clk \Rightarrow clk \text{ sig,} s \Rightarrow s \text{ sig});
     clock: process
           begin
                 clk sig <= not clk sig;</pre>
                 wait for period/2;
           end process;
     STIM: process
           begin
                 x sig <= '0'; y sig <= '0';
                 wait for period/2;
                 wait for period*8;
     -- next 8 periods is (0111 1101 + 1001 0010) = 1 0000 1111
                 x sig <= '0';y sig <= '1'; wait for period;
                 x sig <= '1'; y sig <= '0'; wait for period;
                 x sig <= '0'; y sig <= '1'; wait for period;
                 x sig <= '0';y sig <= '1'; wait for period;
                 x sig <= '1'; y sig <= '1'; wait for period;
                 x sig <= '0'; y sig <= '1'; wait for period;
                 x_sig \le '0'; y_sig \le '1'; wait for period;
                 x sig <= '1'; y sig <= '0'; wait for period;
                 x sig <= '0'; y sig <= '0';
                 wait for period*8;
                 wait for period/2;
    -- next 8 periods is (0011 1100 + 1100 0011) = 1111 1111
                 x sig <= '0'; y sig <= '1'; wait for period;
                 x sig <= '0'; y sig <= '1'; wait for period;
                 x sig <= '1'; y sig <= '0'; wait for period;
                 x sig <= '1'; y sig <= '0'; wait for period;
                 x sig <= '1';y sig <= '0'; wait for period;
```

```
x sig <= '1';y sig <= '0'; wait for period;
                x sig <= '0';y_sig <= '1'; wait for period;</pre>
                 x sig <= '0';y sig <= '1'; wait for period;
                x sig <= '0'; y sig <= '0';
                wait for period*8;
                 wait for period/2;
      -- next 8 periods is (1010 0000 + 0000 1010) = 1010 1010
                x sig <= '0';y sig <= '0'; wait for period;</pre>
                 x sig <= '0';y sig <= '1'; wait for period;
                 x sig <= '0'; y sig <= '0'; wait for period;
                x sig <= '0';y sig <= '1'; wait for period;
                x sig <= '0';y sig <= '0'; wait for period;</pre>
                x sig <= '1';y sig <= '0'; wait for period;
                x sig <= '0';y sig <= '0'; wait for period;</pre>
                x sig <= '1';y sig <= '0'; wait for period;</pre>
           end process;
end Behavioral;
```

```
-- shift register siso.vhd
-- Ridge Tejuco
library ieee;
use ieee.std_logic_1164.ALL;
entity shift_register_siso is
           clk, reset,d : IN STD LOGIC;
            q: OUT STD LOGIC);
END shift register siso;
architecture behavioral of shift register siso is
     signal r_reg: std_logic_vector(7 downto 0);
     signal r_next: std_logic_vector(7 downto 0);
     begin
     process(clk,reset)
     begin
           if(reset = '1') then
                r reg <= (others => '0');
           elsif (clk' event and clk = '1') then
                r reg <= r next;
           end if;
     end process;
     -- next state logic;
     r_next \le d \& r_reg(7 downto 1);
     -- output logic
     q \ll r \operatorname{reg}(0);
end behavioral;
```

```
-- Shift register siso tb
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity shift register siso tb is
-- Port ();
end shift register siso tb;
architecture Behavioral of shift register siso tb is
signal reset sig,d sig,q sig: std logic;
signal clk sig: std logic := '0';
constant period: time := 10ns;
component shift register siso is
           clk, reset,d : IN STD LOGIC;
           q: OUT STD LOGIC);
END component shift register siso;
begin
uut: shift register siso
     port map(clk => clk sig, reset => reset sig,d => d sig, q =>
q sig);
clock: process
     begin
     clk sig <= not clk sig;</pre>
     wait for period/2;
     end process;
stim: process
     begin
     d sig <= '0';
     wait for period/2;
     d sig <= '1';
     wait for period;
     d sig <= '0';
     wait for period;
     d sig <= '1';
     wait for period;
     d sig <= '1';
     wait for period;
     d sig <= '0';
     wait for period;
     d sig <= '1';
     wait for period;
     d sig <= '0';
     wait;
     end process;
end Behavioral;
Shift register Results
```




The simulation for the shift register is easily verifiable as the input of d sig is shifted out after 8 cycles.

```
-- dff.vhd
-- simple d flip flop to hold the carry
-- Ridge Tejuco
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity dff is
     port(d,clk,reset: in std_logic;
     q: out std_logic);
end dff;
architecture Behavioral of dff is
begin
     process(clk,reset)
     begin
     if ( reset = '1') then
           q <= '0';
     elsif (clk' event and clk = '1') then
           q \ll d;
     end if;
     end process;
end Behavioral;
```

```
--dff tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity dff tb is
-- Port ( );
end dff tb;
architecture Behavioral of dff tb is
signal d sig, reset sig, q sig: std logic;
signal clk sig: std logic := '0';
constant period: time := 10ns;
component dff is
     port(d,clk,reset: in std_logic;
     q: out std logic);
end component;
begin
     port map(d => d sig, clk => clk sig, reset => reset sig, q =>
q sig);
     clock: process
     begin
           clk sig <= not clk sig;</pre>
           wait for period/2;
     end process;
     stim: process
     begin
           d sig <= '0';
           wait for period;
           d sig <= '1';
           wait for period/2;
           d sig <= '0'; -- 0 should be skipped
           wait for period/2;
           d sig <= '1';
           wait for period;
           d_sig <= '0';
           wait;
     end process;
end Behavioral;
```

DFF results



The results for the d flip flop is easy to verify.

The output for q follows the input of d only when the clock is rising edge.

For example q sig is not set to 0 at 15ns while clk is falling.

```
-- Module Name: FullAdder
-- Ridge Tejuco
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FullAdder is
        Port ( cin,a,b : in STD_LOGIC;
            sum,cout : out STD_LOGIC);
end FullAdder;
architecture Behavioral of FullAdder is
begin
        cout <= (a and b) or (a and cin) or (b and cin);
        sum <= (a xor b xor cin);
end Behavioral;
-- Full Adder Testbench</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FullAdderTestBench is
end FullAdderTestBench;
architecture Behavioral of FullAdderTestBench is
signal cin sig, a sig,b sig,cout sig,sum sig: STD LOGIC;
component FullAdder is
     Port (cin,a,b: in STD LOGIC;
           sum, cout : out STD LOGIC;
end component;
begin
UUT: FullAdder
port map (a => a sig, b => b sig,cin => cin sig, cout => cout sig,sum
=> sum sig);
STIM: process
begin
     cin sig <= '0';b sig <= '0';a sig <= '0';wait for 10ns;
     cin sig <= '0';b sig <= '0';a sig <= '1';wait for 10ns;
     cin sig <= '0';b sig <= '1';a sig <= '0';wait for 10ns;
     cin sig <= '0';b sig <= '1';a sig <= '1';wait for 10ns;
     cin sig <= '1';b sig <= '0';a sig <= '0';wait for 10ns;</pre>
     cin sig <= '1';b sig <= '0';a sig <= '1';wait for 10ns;</pre>
     cin sig <= '1';b sig <= '1';a sig <= '0';wait for 10ns;
     cin_sig <= '1';b sig <= '1';a sig <= '1';
     wait;
end process;
end Behavioral;
```

Full adder is the same as computer assignment 1

