


California State University, Northridge

Department of Electrical and Computer Engineering

Computer Assignment 5: Round Robin Arbiter May 01, 2019

Professor: Shahnam Mirzaei Ph.D

Authors: Ridge Tejuco



As a prerequisite to our design, Priority began with A.

Looking closer in Figure 2, the following values were input initially

ReqA: 1

ReqB: 0 - Processor A is acknowledged and given access.

ReqC: 1 - After this input priority moved from A to B.

ReqA: 0 - Processor B has priority, but is not requesting, so C

ReqB: 0 is given access

ReqC: 1 - Processor B still has priority after this

ReqA: 1 - C relinquishes access and ReqA and ReqB are high.

ReqB: 1 - Since, B still has priority and is requesting access

ReqC: 0 It is expected that AckB/ EnB is high as seen

in Figure 2.

- After this C should now have priority.

(Figure 2)




Figure 2 also shows how the timer resets after changing states before reaching the 64th cycle. (The timer counts from 0 to 4.)


The next input was seen in Figure 3.

ReqA: 1 - C still had priority, so as expected access was given

ReqB: 1 to processor C.

ReqC: 1 - Notice that this transition occurs at the 64th cycle

(Figure 3)




Then the input was transitioned to an Idle state by the following input.

ReqA: 0 - all access is relinquished.
ReqB: 0 - Priority has returned to A.


ReqC: 0

(Figure 4)



Then the Arbiter was set to run with all processors requesting access, which just shows that it changes access every 64 cycles by changing priority.

Complete State diagram



Modified Block diagram showing Priority combinational logic.

```
-- ARBITER TOP.VHD
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE ieee.numeric std.ALL;
ENTITY arbiter top IS
      PORT (
            ReqA, ReqB, ReqC, clk, rst : IN std logic;
            AckA, AckB, AckC, EnA, EnB, EnC : OUT std logic;
            timerOut : OUT unsigned(5 DOWNTO 0)
      );
END arbiter top;
ARCHITECTURE Behavioral OF arbiter top IS
      TYPE state type IS (idle, grant a, grant b, grant c);
      SIGNAL timer64, timer next : unsigned(5 DOWNTO 0);
      SIGNAL current state, next state : state type;
      SIGNAL priority A : std logic := '1';
      SIGNAL priority B, priority C : std logic := '0';
      SIGNAL PReqA, PReqB, PReqC: std logic;
      SIGNAL req A, req_B, req_C : std_logic;
      SIGNAL timer reset : std logic;
BEGIN
      -- current state logic and timer64
      PROCESS (clk, rst)
      BEGIN
            IF (rst = '1') THEN
                   current state <= idle;</pre>
                   timer64 <= (OTHERS => '0');
            ELSIF (rising edge(clk)) THEN
                   current state <= next state;</pre>
                   IF (timer reset = '1') THEN
                        timer64 <= (OTHERS => '0');
                   ELSE
                         timer64 <= timer next;</pre>
                   END IF;
            END IF;
      END PROCESS;
      timer next <= timer64 + 1;</pre>
      -- current priority logic
      -- disables other requests
      PReqA <= ReqA AND priority A;
      PReqB <= ReqB AND priority B;
      PReqC <= ReqC AND priority C;
      -- only one of these can be on if any are at all.
      req A <= ReqA AND NOT(PReqB OR PReqC);
      reg B <= RegB AND NOT (PRegC OR PRegA);
      req C <= ReqC AND NOT(PReqA OR PReqB);</pre>
      PROCESS (current state, req A, req B, req C,
```

```
priority A, priority B, priority C, timer64)
       BEGIN
              --next state logic with next priority logic
              timer reset <= '0';</pre>
              CASE current state IS
                    WHEN idle =>
                            IF (req A = '1') THEN
                                  next state <= grant a;</pre>
                            ELSIF req B = '1' THEN
                                  next state <= grant b;</pre>
                            ELSIF req C = '1' THEN
                                  next state <= grant c;</pre>
                            END IF;
                     WHEN grant a =>
                            IF (req A = '0' OR timer64 = "1111111") THEN
                                  timer reset <= '1';</pre>
                                   IF (priority A = '1') THEN
                                          priority A <= '0';</pre>
                                          priority B <= '1';</pre>
                                         priority C <= '0';</pre>
                                   END IF;
                                   IF (req B = '1') THEN
                                         next state <= grant b;</pre>
                                   ELSIF (req C = '1') THEN
                                         next state <= grant c;</pre>
                                   ELSE
                                         next state <= idle;</pre>
                                   END IF;
                            END IF;
                     WHEN grant b =>
                            IF (req B = '0' OR timer64 = "1111111") THEN
                                   timer reset <= '1';</pre>
                                   IF (priority B = '1') THEN
                                          priority A <= '0';</pre>
                                          priority B <= '0';</pre>
                                          priority C <= '1';</pre>
                                   END IF;
                                   IF (req C = '1') THEN
                                          next state <= grant c;</pre>
                                   ELSIF (req A = '1') THEN
                                         next state <= grant a;</pre>
                                   ELSE
                                          next state <= idle;</pre>
                                   END IF;
                            END IF;
                     WHEN grant c =>
                            IF (req C = '0' OR timer64 = "111111") THEN
                                   timer reset <= '1';</pre>
```

```
IF (priority C = '1') THEN
                                              priority A <= '1';</pre>
                                              priority B <= '0';</pre>
                                              priority C <= '0';</pre>
                                        END IF;
                                        IF (req A = '1') THEN
                                              next state <= grant a;</pre>
                                        ELSIF (req C = '1') THEN
                                             next state <= grant b;</pre>
                                       ELSE
                                              next state <= idle;</pre>
                                        END IF;
                                 END IF;
                   END CASE;
                   --output logic
                    CASE current state IS
                          WHEN idle =>
                                AckA <= '0';
                                AckB <= '0';
                                AckC <= '0';
                                EnA <= '0';
                                EnB <= '0';
                                EnC <= '0';
                          WHEN grant a =>
                                AckA <= '1';
                                AckB <= '0';
                                AckC <= '0';
                                EnA <= '1';
                                EnB <= '0';
                                EnC <= '0';
                          WHEN grant b =>
                                AckA <= '0';
                                AckB <= '1';
                                AckC <= '0';
                                EnA <= '0';
                                EnB <= '1';
                                EnC <= '0';
                          WHEN grant c =>
                                AckA <= '0';
                                AckB <= '0';
                                AckC <= '1';
                                EnA <= '0';
                                EnB <= '0';
                                EnC <= '1';
                   END CASE;
                   timerOut <= timer64;</pre>
             END PROCESS;
END Behavioral:
```

```
-- Arbiter tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
entity arbiter tb is
-- Port ();
end arbiter tb;
architecture Behavioral of arbiter tb is
      signal ReqA sig, ReqB sig, ReqC sig: std logic;
      signal clk sig, rst sig: std logic := '0';
      signal AckA sig, AckB sig, AckC sig, EnA sig, EnB sig, EnC sig: std logic;
      signal timer sig: unsigned(5 downto 0);
      constant cp: time := 10ns;
      component arbiter top is
      port(ReqA, ReqB, ReqC, clk, rst: in std logic;
             AckA, AckB, AckC, EnA, EnB, EnC:out std logic;
             timerOut:out unsigned(5 downto 0));
      end component;
begin
      UUT: arbiter top
      port map(ReqA => ReqA sig,ReqB => ReqB sig,
                   ReqC => ReqC sig,clk => clk sig,
                   rst => rst sig, AckA => AckA sig,
                   AckB => AckB sig, AckC => AckC sig,
                   EnA => EnA sig, EnB => EnB sig, EnC => EnC sig,
                   timerOut => timer sig);
      process(clk sig)
      begin
      clk sig <= not clk sig after cp/2;</pre>
      end process;
      process
      begin
      rst sig <= '1'; wait for cp; rst sig <= '0'; wait for cp;
      ReqA sig <= '0'; ReqB sig <= '0'; ReqC sig <= '0';</pre>
      wait for 5*cp;
      RegA sig <= '1'; RegB sig <= '0'; RegC sig <= '0';</pre>
      wait for 5*cp;
      ReqA sig <= '1'; ReqB sig <= '1'; ReqC sig <= '1';</pre>
      wait for 5*cp;
      ReqA sig <= '0'; ReqB sig <= '1'; ReqC sig <= '1';</pre>
      wait for 69*cp;
      ReqA sig <= '0'; ReqB sig <= '0'; ReqC sig <= '0';</pre>
      wait for 5*cp;
      ReqA sig <= '1'; ReqB sig <= '1'; ReqC sig <= '1';</pre>
      wait for 192*cp;
      wait;
      end process;
end Behavioral:
```