Design of an Averager in FPGA

Ridge Tejuco
California State University Northridge
Department of Electrical and Computer Engineering
Northridge, California
Ridge. Tejuco.881@my.csun.edu

I. INTRODUCTION

The purpose of this experiment is to design an averaging circuit with parameters for the width of the data stream and the number of data samples. The experiment utilizes a delay line of m data samples. The delay line is implemented with shift register lookup tables or SRL components. The design also implements a logarithm function for calculating the number of bits required to shift right. Fig. 5.1 shows the block diagram for the averaging circuit.



Fig 5.1 Block diagram of the averaging circuit

The Datapath for the circuit is modeled in (1). The data sample " d_{in} " is added to the previous value of the accumulator and the last value in the data line " d_{m-1} " is subtracted. This ensures that new values of the data stream replaces old values of the accumulator for the next calculation.

$$Accumulator = d_{in} + Accumulator - d_{m-1}$$
 (1)

In order to get the complete addition of m bits, the circuit must wait for m clock cycles. After m clock cycles, the value stored in the accumulator is modeled by (2).

$$d_0 + d_1 + d_2 + \dots + d_{m-2} + d_{m-1}$$
 (2)

After the accumulator contains the correct sum of all the data samples, a shifter circuit is used to divide the sum by m. By shifting right by $\log_2(m)$ bits, the circuit is functionally equivalent to dividing by m as seen in (3).

$$\frac{d_0 + d_1 + d_2 + \dots + d_{m-2} + d_{m-1}}{m}$$
 (3)

In order to infer SRL components into the VHDL design, certain attributes must be used. The Xilinx synthesis guide details the specific attributes required for this experiment. The SHREG_EXTRACT attribute is used to infer SRL structures given values of YES or NO. The SRL_STYLE attribute infers tells the synthesis tool how to infer the SRL components. Fig. 5.2 shows a list of available values for the style. The values used for this experiment are "srl" and "block". Additionally, in order to infer SRL components, the code must not have a set or reset signal and must be "serial-in", serial-out".

SRL_STYLE

SRL_STYLE instructs the synthesis tool on how to infer SRLs that are found in the design Accepted values are:

- · register: The tool does not infer an SRL, but instead only uses registers.
- srl: The tool infers an SRL without any registers before or after.
- srl_reg: The tool infers an SRL and leaves one register after the SRL.
- · reg_srl: The tool infers an SRL and leaves one register before the SRL.
- reg_srl_reg: The tool infers an SRL and leaves one register before and one register after the SRL.
- block: The tool infers the SRL inside a block RAM.

Fig. 5.2 Documentation of SRL synthesis

II. PROEDURE AND RESULTS

First, the shifter circuit was designed and tested. Fig. 5.3 shows the results of the shifter test bench with a chosen value of m = 4. This results in a shift of 2 bits to the right because $\log_2(4) = 2$. The test bench was done again for a value of m = 7. This time the input was shifted by 3 bits. This is the expected value because a shift of 3 is needed to represent the division of 7 samples. The logarithm function of base 2 used in this design will round up to the next power of 2. In this case, the division is rounded up to 2^3 or 8.




Fig. 5.3 Wave form results of the shifter test bench for m = 4

Name	Value	10.000 ns	20.000 ns	30.000 ns
> 🕷 sig_in[7:0]	1001000	00010000	00110001	10010000
> 😻 sig_out[7:0	0001001	00000010	00000110	00010010

Fig. 5.4 Wave form results of the shifter test bench for m = 7

Next, the adder was designed and tested. The designed used unsigned representation. Fig 5.5 shows the results of the test bench. 4 sets of input vectors were tested. Each showing the correct operation of addition and subtraction. The last set of vectors shows an overflow in subtraction error where the data of the accumulator is less than the old data value being subtracted. While overflow error is possible, it is never expected in the design because it the accumulator should never be smaller than the total of the values in the delay line.

Name	Value	0.000 ns	20.000 ns	40.00
> 😽 sig_in[7:0]	3	0 2	51	3
> 🕷 sig_old[7:0	15	1 8	47 X	15
> 🕷acc[10:0	10	8	111	10
> 💖dout[10:0	2046	7 \ 2	115	2046

Fig. 5.5 Wave form results of the adder test bench

Next, the delay line was designed and tested. Fig. 5.6 shows the input vectors for the test bench. In Fig. 5.7, after 8 clock cycles the input is seen at the output. This shows the correct functionality of the delay line.



Fig 5.6 The input for the test bench of the delay line




Fig 5.7 Output of the delay line test bench

The synthesis report for the delay line indicates that SRL components were inferred. Fig. 5.8 shows the slice logic section of the report. The synthesis of the SRL delay line was done again for powers of 2 up to a 64 bit delay line. Fig 5.9 shows a graph of the area utilization for each width.

28	1. Slice Logic							
29								
30								
31	+	+	-+-		+	+-		+
32	Site Type	Used	1	Fixed	Available	Ī	Util%	1
33	· +	+	-+-		+	+-		+
34	Slice LUTs	4	1	0	17600	I	0.02	1
35	LUT as Logic	1 0	1	0	17600	I	0.00	1
36	LUT as Memory	4	1	0	6000	I	0.07	1
37	LUT as Distributed RAM	1 0	1	0	I	L		1
38	LUT as Shift Register	4	1	0	I	Ī		1
39	Slice Registers	16	1	0	35200	Ī	0.05	1
40	Register as Flip Flop	16	1	0	35200	I	0.05	1
41	Register as Latch	1 0	1	0	35200	I	0.00	1
42	F7 Muxes	1 0	1	0	8800	Ī	0.00	1
43	F8 Muxes	1 0	1	0	4400	Ī	0.00	1
44	+	+	-+-		+	+-		+

Fig. 5.8 Slice logic of delay line implementation




Fig. 5. 9 Area utilization per bit of delay line

Lastly, the averager circuit was put together and tested for a delay line of 4 bits and a width of 8 bits. For the first 4 clock cycles, the delay line was reset by input values of 0, and the accumulator was reset by holding the reset signal high. This process is shown in Fig. 5.10.




Fig. 5.10 Reset input for the first 4 clock cycles of the averager testbench

Fig. 5.11 shows the input data stream for the averager circuit. The first number input is 240. When clocked the output of the averager circuit becomes 60, which is the correct result when divided by 4. The next number added is 160 for a total of 400 in the accumulator. The correct result of 100 is displayed at the output. For the next input a value of 14 is added. The average of 414 is 103.5, but only 103 is displayed due to round errors. Futhermore, these test vectors show the correct functionallity but is not exhaustive. In order to sanely prove the functionallity of the circuit, a random number generator is introduced.




Fig. 5.11 Results of the Averager test bench

```
-- averager.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.math real.all;
entity averager is
    generic (W: integer := 8;M: integer := 4);
    Port (CLOCK, RESET, clk en: in std logic;
        sample in: in std logic vector(W-1 downto 0);
        average: out std logic vector(integer(ceil(log2(real(M))))+W-1 downto 0)
    );
end averager;
architecture Structural of averager is
function clog2(x: positive) return integer is
    variable i: integer;
begin
    i := 0;
    while (2**i < x \text{ and } i < 31) loop
        i := i + 1;
    end loop;
    return i;
end clog2;
signal SRL OUT: std logic vector(W-1 downto 0);
signal ACC OUT, ADD OUT, AVG OUT: std logic vector(clog2(M)+W-1 downto 0);
component SRL REG is
    generic(w: integer := 8;m:integer := 8);
    Port(clk,ce: in std logic;
        din: in std_logic_vector(w-1 downto 0);
        dout: out std logic vector(w-1 downto 0)
    );
end component;
component adder is
    generic(w,m: integer);
    Port(din: in std_logic_vector(w-1 downto 0);
        old: in std_logic_vector(w-1 downto 0);
        acc: in std_logic_vector(m-1 downto 0);
        dout: out std logic vector(m-1 downto 0)
    );
end component;
component acc reg is
    generic (w: integer);
    Port (clk, rst: in std logic;
        data in: in std logic vector(w-1 downto 0);
        data out: out std logic vector (w-1 downto 0)
    );
end component;
component shifter is
    generic( w,m: integer);
    Port (
        cin: in std logic vector(w-1 downto 0);
        cout: out std logic vector(w-1 downto 0)
    );
end component;
begin
    U1: SRL REG
    generic map (w \Rightarrow W, m \Rightarrow M)
    port map(clk => CLOCK,
        ce => clk en,
        din => sample in,
```

```
dout => SRL OUT
    );
    U2: adder
    generic map (w => W, m => clog2(M)+W)
    port map(din => sample in,
       old => SRL_OUT,
        acc => ACC_OUT,
        dout => ADD OUT
    );
    U3: acc reg
    generic map(w => clog2(M)+W)
    port map(clk => CLOCK,
        rst => RESET,
        data_in => ADD_OUT,
        data_out => ACC_OUT
    );
    U4: shifter
    generic map(w \Rightarrow clog2(M) + W, m \Rightarrow M)
    port map(
        cin => ACC_OUT,
        cout => AVG OUT
    );
    average <= AVG_OUT;</pre>
end Structural;
```

```
-- averager tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.math real.all;
entity averager tb is
-- Port ( );
end averager tb;
architecture Behavioral of averager tb is
component averager is
    generic (W: integer := 8;M: integer := 4);
    Port (CLOCK, RESET, clk en: in std logic;
        sample in: in std logic vector (W-1 downto 0);
        average: out std logic vector(integer(ceil(log2(real(M))))+W-1 downto 0)
    );
end component;
signal CLK SIG, CE SIG, RST SIG: std logic := '0';
signal sample_sig: std_logic_vector(7 downto 0);
signal avg out: std logic vector(9 downto 0);
constant cp: time := 10 ns;
begin
    DUT: averager
    generic map(W \Rightarrow 8, M \Rightarrow 4)
    port map(CLOCK => CLK SIG,
        RESET => RST SIG,
        clk en => CE SIG,
        sample in => sample sig,
        average => avg_out
    );
    process (CLK SIG)
    begin
        CLK SIG <= not CLK SIG after cp/2;
    end process;
    process
    begin
        CE SIG <= '1';
        RST SIG <= '1';
        sample sig <= "00000000";</pre>
        wait for 4*cp;
        RST SIG <= '0';
        sample sig <= "11110000";</pre>
        wait for cp;
        sample_sig <= "10100000";</pre>
        wait for cp;
        sample sig <= "00001110";</pre>
        wait for cp;
        sample sig <= "00101000";</pre>
        wait;
    end process;
end Behavioral;
```

```
-- shifter.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity shifter is
    generic( w,m: integer);
    Port (
        cin: in std_logic_vector(w-1 downto 0);
        cout: out std logic vector(w-1 downto 0)
    );
end shifter;
architecture Behavioral of shifter is
function clog2(x: positive) return integer is
    variable i: integer;
begin
    i := 0;
    while (2**i < x \text{ and } i < 31) loop
       i := i + 1;
    end loop;
    return i;
end clog2;
signal ext: std logic vector (clog2(m)-1 downto 0);
begin
    ext <= (others => '0');
    cout <= ext & cin(w-1 downto clog2(m));</pre>
end Behavioral;
```

```
-- shifter tb.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity shifter_tb is
-- Port ( );
end shifter tb;
architecture Behavioral of shifter tb is
component shifter is
    generic( w,m: integer);
    Port (
        cin: in std logic vector(w-1 downto 0);
        cout: out std logic vector(w-1 downto 0)
    );
end component;
signal sig in, sig out: std logic vector(7 downto 0);
constant cp: time := 10 ns;
begin
    DUT:shifter
    generic map(w \Rightarrow 8, m \Rightarrow 7)
    port map(
       cin => sig in,
        cout => sig out
    process
    begin
        sig in <= "00000000";
        wait for cp;
        sig in <= "00010000";
        wait for cp;
        sig in <= "00110001";
        wait for cp;
        sig in <= "10010000";
        wait;
    end process;
end Behavioral;
```

```
-- adder.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity adder is
    generic(w,m: integer);
    Port(din: in std_logic_vector(w-1 downto 0);
        old: in std logic vector(w-1 downto 0);
        acc: in std logic vector(m-1 downto 0);
        dout: out std logic vector(m-1 downto 0)
    );
end adder;
architecture Behavioral of adder is
signal ext: unsigned(m-w-1 downto 0);
begin
    ext <= (others => '0');
    dout <= std_logic_vector(unsigned(acc)+(ext&unsigned(din))-(ext&unsigned(old)));</pre>
end Behavioral;
```

```
-- adder tb.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity adder_tb is
-- Port ( );
end adder tb;
architecture Behavioral of adder tb is
component adder is
    generic(w,m: integer);
    Port(din: in std logic vector(w-1 downto 0);
        old: in std logic vector(w-1 downto 0);
        acc: in std logic vector(m-1 downto 0);
        dout: out std_logic_vector(m-1 downto 0)
    );
end component;
signal sig in, sig old: std logic vector(7 downto 0);
signal sig_acc, sig_dout: std_logic_vector(10 downto 0);
constant cp: time := 10 ns;
begin
    DUT: adder
    generic map(w \Rightarrow 8, m \Rightarrow 11)
    port map(
        din => sig_in,
        old => sig old,
        acc => sig acc,
        dout => sig_dout
    );
    process
    begin
        sig in <= "00000000";
        sig old <= "0000001";
        sig acc <= "0000001000";</pre>
        wait for cp;
        sig_in <= "00000010";
        sig old <= "00001000";
        sig acc <= "0000001000";
        wait for cp;
        sig in <= "00110011";
        sig old <= "00101111";
        sig_acc <= "00001101111";
        wait for cp;
        sig_in <= "00000011";
        sig old <= "00001111";
        sig acc <= "00000001010";</pre>
        wait;
    end process;
end Behavioral;
```

```
-- SRL REG.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SRL REG is
    generic(w: integer := 8;m:integer := 8);
    Port(clk,ce: in std_logic;
        din: in std_logic_vector(w-1 downto 0);
        dout: out std logic vector(w-1 downto 0)
    );
end SRL REG;
architecture Behavioral of SRL REG is
type reg srl is array(m-1 downto 0) of std logic vector(w-1 downto 0);
signal tmp: reg_srl;
begin
    process(clk)
    begin
        if(ce = '1') then
            if rising edge(clk) then
               tmp \le tmp(m-2 downto 0) & din;
            end if;
        end if;
    end process;
    dout \leq tmp(m-1);
end Behavioral;
```

```
-- SRL REG tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity SRL_REG_tb is
-- Port ( );
end SRL REG tb;
architecture Behavioral of SRL REG tb is
component SRL REG is
    generic(w: integer := 8;m:integer := 8);
    Port(clk,ce: in std logic;
        din: in std logic vector(w-1 downto 0);
        dout: out std logic vector(w-1 downto 0)
    );
end component;
signal CLK SIG,CE SIG: std logic := '0';
signal din sig, dout sig: std logic vector (7 downto 0);
constant cp: time := 10 ns;
begin
    DUT: SRL REG
    generic map(w \Rightarrow 8, m \Rightarrow 8)
    port map(
       clk => CLK SIG,
        ce => CE SIG,
        din => din sig,
        dout => dout sig
    );
    process(CLK_SIG)
    begin
        CLK SIG <= not CLK SIG after cp/2;
    end process;
    process
    begin
        CE SIG <= '1';
        din_sig <= "00000111";
        wait for cp;
        din sig <= "00000110";
        wait for cp;
        din sig <= "00000101";
        wait for cp;
        din sig <= "00000100";
        wait for cp;
        din_sig <= "00000011";
        wait for cp;
        din sig <= "00000010";
        wait for cp;
        din sig <= "00000001";
        wait for cp;
        din sig <= "00000000";
        wait;
    end process;
end Behavioral;
```