### EXPLORING XILINX VIVADO IDE AND ZEDBOARD

### Ridge Tejuco

California State University, Northridge, Electrical and Computer Engineering Department ridge.tejuco.881@my.csun.edu

#### Abstract:

The Zedboard is an fpga development board using the Xilinx Zynq-7000 SoC. The Zedboard provides a wide range of functions and interfaces that enable developers to rapidly prototype circuit designs. This experiment covers the design and implementation of a logical circuit onto a Zedboard. The design consists of 8 LEDs controlled by various types of 8 bit counters. The circuit was coded in VHDL and simulated in Vivado. Various test benches were constructed resulting in the expected sequences for each counter. Due to restrictions in place for Covid-19, the physical lab and Zedboard is unavailable and only the simulation and VHDL code is included in the report.

### Keywords:

Vivado, BCD, Gray Code, Johnson, Fibonacci, Zedboard, Binary Counter, Ring Counter, VHDL

### 1.1 INTRODUCTION

The purpose of this experiment is to become familiar with the Vivado IDE and Zedboard. The experiment consists of building an LED circuit controlled by 6 different counters. Fig. 1.1 shows the top level block diagram for the counter design. The 6 different counters include Binary, Gray Code, BCD, Ring, Johnson and Fibonacci counters. Each counter is connected to a multiplexer that is passed through to the LEDs. In order to visualize the physical changes in the 8 LEDs, a frequency divider is used to divide the onboard clock of 100 MHz.




Fig. 1.1 General counter diagram with clock divider

In order to access the Onboard clock, switches, and LED pins, a constraint file must be included with the project. The constraint file for the Zedboard was downloaded from the Zedboard documentation webpage and imported to the project. In the XDC file, the pins and interfaces are directly mapped to the ports of the modules defined in the project. Fig 1.2 shows the Zedboard constraint file and an example of how the LED ports should be connected to the top module ports can be seen in Fig 1.3. The constraint file is included in the Appendix, but since the Zedboard is unavailable, the constraint file is not required for the simulation.



Fig. 1.2 The zedboard constraint file shown within the project hierarchy

Fig 1.3 The constraint file code for access to the LEDs, Onboard clock, and switches.

To find information about the designs utilization of FPGA resources, the design is synthesized. After the synthesis is done, a synthesis report file is created. The slice logic section within the report is shown in Fig 1.4


| 27 | 1. Slice Logic        |    |      |   |       |           |    |       |
|----|-----------------------|----|------|---|-------|-----------|----|-------|
| 28 |                       |    |      |   |       |           |    |       |
| 29 |                       |    |      |   |       |           |    |       |
| 30 | +                     | +  |      | + |       | +         | +- | +     |
| 31 | Site Type             | 1  | Used | Ī | Fixed | Available | ľ  | Util% |
| 32 | +                     | +  |      | + |       | +         | +- | +     |
| 33 | Slice LUTs*           | 1  | 74   | I | 0     | 53200     | ľ  | 0.14  |
| 34 | LUT as Logic          | 1  | 74   | I | 0     | 53200     | l  | 0.14  |
| 35 | LUT as Memory         | 1  | 0    | I | 0     | 17400     | ľ  | 0.00  |
| 36 | Slice Registers       | 1  | 49   | I | 0     | 106400    | l  | 0.05  |
| 37 | Register as Flip Flop | 1  | 49   | I | 0     | 106400    | ľ  | 0.05  |
| 38 | Register as Latch     | 1  | 0    | I | 0     | 106400    | l  | 0.00  |
| 39 | F7 Muxes              | 1  | 0    | I | 0     | 26600     | ľ  | 0.00  |
| 40 | F8 Muxes              | 1  | 0    | Ī | 0     | 13300     | Ī  | 0.00  |
| 41 | +                     | +- |      | + |       | +         | +- | +     |

Fig. 1.4 LUT and Flip Flop utilization details in the design synthesis report

In order to program the FPGA, the design must be implemented and then a bitstream must be generated. The bitstream file is located in the project folder, usually within the "/projectName.runs/impl\_1" folder.

### 1.2 PROCEDURE AND RESULTS

The input clock frequency is 100 MHz. A clock frequency of 1 Hz is required to see the physical light changes in the LED. The following (1) shows the required number of bits for the frequency divider in order to achieve 1 Hz. A frequency of 1 Hz drastically increases the simulation time required, therefore, for the sake of simulation, the frequency divider was reduced to 1 bit and a frequency of 50 MHZ was used for the final simulations. Fig 1.5 shows the results of the frequency divider testbench that was run for 1.4 s. Looking closely, a pulse can be seen at around 1.34 s. This is the expected period for a frequency of 0.745 Hz.






Fig. 1.5 The clock signal of about 1 Hz in simulation

6 different counters were designed in this experiment. This includes a binary, bcd, gray counter, johnson, ring, and a fibonacci counter. Fig 1.6 shows the simulation

results of all 6 counters. Each result shows the expected sequence when for each type of counter. In Fig 1.6, the counters all pause when the pause signal is set to '1'. In Fig 1.7, the counters begin their sequences in reverse as the direction signal is set to '0'.




Fig 1.6 Simulation results of all 6 counters counting upwards




Fig 1.7 Simulation results of all 6 counters during a pause

|                  |       |     | 240.000 ns |             |            |
|------------------|-------|-----|------------|-------------|------------|
| lame             | Value | . 1 | 240.000 ns | 260.000 ns  | 280.000 ns |
| la clk_sig       | 0     |     |            |             |            |
| 🏅 resesi         | 0     |     |            |             |            |
| ¼ diresig        | 0     |     |            |             |            |
| ⅓ pau…ig         | 0     |     |            |             |            |
| <b>W</b> gray:0] | 08    | 08  | 09 (       | 0b          | e Of Od    |
| <b>bina:0</b> ]  | Of    | 0f  | ( Oe ( C   | 0d / 0e / 0 | b 0a 09    |
| <b>6</b> joh:0]  | 01    | 01  | X 03 X C   | 07 Of 1     | f 3f 7f    |
| <b>₩</b> Fib:0]  | 62    | 62  | 79 (e      | 9 90 5      | 9 37 22    |
| <b>v</b> ring:0] | 80    | 80  | 40 2       | 0 10 0      | 8 04 02    |
| <b>₩</b> BCD:0   | 15    | 15  | 14 1       | 3 12 1      | 1 10 09    |

Fig 1.8 Simulation results of all 6 counters counting down

The last component of the overall design was the multiplexer. The multiplexer has a select line of 3 bits, each combination representing a type of counter. Fig 1.9 shows the simulation results of the multiplexer. For the sake of simplicity in testing, the types of counters are represented by one-hot code rather than an actual implementation of the counters. For example, binary is represented as "00000001", a ring counter is represented as "00000010", and johnson counter is represented as "00000100" and so on.




Fig 1.9 Simulation results of the multiplexer design

Fig 1.10 through Fig. 1.12 show the simulation results for the binary counter in the top level design with select set to 0. After the binary counter, the simulation continues from here to show each counter with the same inputs. Each different select showed the same pattern of counting up within their respective sequences and then counting backwards. While not exhaustive ,this test bench was a good indication that the design and implementation was correct.




Fig 1.10 Simulation of the top level counter design for binary counting up




Fig 1.11 Simulation of the top level counter design for binary during pause




Fig 1.12 Simulation of the top level counter design for binary counting down

### 1.3. DISCUSSION AND CONCLUSION:

Overall the experiment was a success in implementation of this top level counter onto the Zedboard. The simulation results show the correct sequences for all 6 counters in our top level design. Unfortunately, the Zedboards are not available this semester for physical testing and implementation of the VHDL code; However, the file configurations for the Zedboard were properly set up, and the project was able to be synthesized and implemented.

### REFERENCES

[1]http://www.ecs.csun.edu/~smirzaei/docs/ece524/ece5 24fall20-lab1-exploring-vivado-ide.pdf

[2]http://zedboard.org/sites/default/files/documentations/GS-AES-Z7EV-7Z020-G-V7-1.pdf

[3]https://www.ics.uci.edu/~jmoorkan/vhdlref/Synario% 20VHDL%20Manual.pd

```
-- LedCounterTop.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity LedCounterTop is
    Port(
        OnboardClock, pause top, reset top, divider reset, direction top: in std logic;
        select top: in std logic vector(2 downto 0);
        LedOut: out std_logic_vector (7 downto 0)
    );
end LedCounterTop;
architecture Behavioral of LedCounterTop is
component FrequencyDivider is
   port(
        clk, reset: in std logic;
        DOUT: out std logic
   );
end component;
component GrayCounter is
   port(
        gray clk, gray reset, gray direction, gray pause: in std logic;
        gray DOUT: out std logic vector(7 downto 0);
        binary_DOUT: out std_logic_vector(7 downto 0)
    );
end component;
component RingCounter is
   port(
        clk, reset, direction, pause: in std logic;
        DOUT: out std logic vector(7 downto 0)
   );
end component;
component JohnsonCounter is
   port(
        clk, reset, direction, pause:in std_logic;
        DOUT: out std logic vector(7 downto 0)
    );
end component;
component BCDCounter is
   port(
        clk, reset, direction, pause: in std logic;
        DOUT: out std logic vector(7 downto 0)
-- LedCounterTop.vhd Continued
end component;
```

```
component FibCounter is
   port(
        clk, reset, direction, pause: in std logic;
        DOUT: out std logic vector(7 downto 0)
    );
end component;
component CounterMultiplexer is
    Port (
        counter select: in std logic vector(2 downto 0);
        FibIn, GrayIn, BinIn, BCDIn, JohnIn, RingIn: in std logic vector (7 downto 0);
        LED: out std logic vector(7 downto 0)
     );
end component;
signal oneHz: std logic;
signal BinMuxIn,RingMuxIn,JohnMuxIn: std logic vector(7 downto 0);
signal GrayMuxIn, BCDMuxIn, FibMuxIn : std logic vector(7 downto 0);
signal pause sig, reset sig, direction sig: std logic;
signal select sig: std logic vector(2 downto 0);
signal OutSig: std logic vector(7 downto 0);
begin
   pause sig <= pause top;
   reset sig <= reset top;</pre>
   direction sig <= direction top;</pre>
    select sig <= select top;</pre>
    FreqDiv: FrequencyDivider
    port map(
        clk => OnboardClock,
        reset => divider reset,
       DOUT => oneHz
   );
    BinGrayCntr: GrayCounter
    port map (
        gray clk => oneHz, gray reset => reset sig,
        gray_direction => direction_sig, gray_pause => pause_sig,
        gray DOUT => GrayMuxIn, binary DOUT => BinMuxIn
    );
    RingCntr: RingCounter
    port map(
        clk => oneHz,reset => reset sig,
        direction => direction sig, pause => pause sig,
     -- LedCounterTop.vhd Continued
      DOUT => RingMuxIn
    );
    JohnCntr: JohnsonCounter
    port map (
        clk => oneHz,reset => reset sig,
```

```
direction => direction sig, pause => pause sig,
        DOUT => JohnMuxIn
   );
   BCDCntr: BCDCounter
   port map(
       clk => oneHz,reset => reset sig,
       direction => direction_sig, pause => pause_sig,
        DOUT => BCDMuxIn
   );
   FibCntr: FibCounter
   port map(
       clk => oneHz,reset => reset_sig,
        direction => direction_sig, pause => pause_sig,
        DOUT => FibMuxIn
   );
   CntrMux: CounterMultiplexer
   port map(
        counter_select => select_sig,
        FibIn => FibMuxIn,GrayIn => GrayMuxIn,
       BinIn => BinMuxIn ,BCDIn => BCDMuxIn,
        JohnIn => JohnMuxIn,RingIn => RingMuxIn,
       LED => OutSig
   );
   LedOut <= OutSig;</pre>
end Behavioral;
```

```
-- LedCounterTopTB.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity LedCounterTopTB is
-- Port ();
end LedCounterTopTB;
architecture Behavioral of LedCounterTopTB is
component LedCounterTop is
      Port(
      OnboardClock, pause top, reset top, divider reset, direction top: in std logic;
       select top: in std logic vector(2 downto 0);
      LedOut: out std_logic_vector (7 downto 0)
      );
end component;
signal clock: std logic := '0';
signal pause sig, reset sig, divider reset sig, direction sig: std logic;
signal LedSig: std logic vector(7 downto 0);
signal select count: unsigned (2 downto 0);
constant cp: time := 10 ns;
begin
      DUT: LedCounterTop
      port map(
      OnboardClock => clock,
      pause top => pause sig,
      reset top => reset sig,
      divider reset => divider reset sig,
      direction top => direction sig,
       select top => std logic vector(select count),
      LedOut => LedSig
      );
      clock_gen: process(clock)
      begin
      clock <= not clock after cp/2;</pre>
      end process;
      stim: process
      begin
      divider_reset_sig <= '1';</pre>
      select count <= "000";</pre>
      pause sig <= '0';
      direction sig <= '1';</pre>
      wait for cp;
      divider reset sig <= '0';</pre>
      -- 000 Binary
       -- 001 Ring
      -- 010 John
       -- 011 Gray
-- LedCounterTopTB.vhd
      -- 100 BCD
       -- 101+ Fib
```

```
for ii in 0 to 5 loop
             reset_sig <= '1';
             wait for 2*cp;
              reset_sig <= '0';</pre>
              direction_sig <= '1';</pre>
              wait for 16*cp;
              pause sig <= '1';</pre>
              wait for 8*cp;
              pause_sig <= '0';</pre>
              direction_sig <= '0';</pre>
              wait for 24*cp;
              select_count <= select_count + 1;</pre>
       end loop;
       wait;
       end process;
end Behavioral;
```

```
--FrequencyDivider.vhd
library ieee;
use ieee.numeric_std.all;
use ieee.std logic 1164.all;
use ieee.std logic misc.all;
entity FrequencyDivider is
      port(
      clk,reset:in std_logic;
      DOUT: out std_logic
      );
end FrequencyDivider;
architecture behavioral of FrequencyDivider is
signal count: unsigned(0 downto 0);
begin
      process(clk)
      begin
      if clk = '1' and clk' event then
             if reset = '1' then
             count <= (others => '0');
             else
             count <= count + 1;</pre>
             end if;
      end if;
      end process;
       DOUT <= and_reduce(std_logic_vector(count));</pre>
end architecture;
```

```
-- FrequencyDividerTB.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FrequencyDividerTB is
-- Port ();
end FrequencyDividerTB;
architecture Behavioral of FrequencyDividerTB is
component FrequencyDivider is
      port(
      clk,reset:in std logic;
      DOUT: out std logic
      );
end component;
signal clk_sig, reset_sig: std_logic := '0';
signal DOUT_sig: std_logic;
constant cp: time := 10 ns;
begin
      DUT: FrequencyDivider
      port map(
      clk => clk_sig,
      reset => reset sig,
      DOUT => DOUT sig
      );
      clock_gen:process(clk_sig)
      begin
      clk_sig <= not clk_sig after cp/2;</pre>
      end process;
      stim: process
      begin
      reset sig <= '1';
      wait for cp;
      reset_sig <= '0';</pre>
      wait;
      end process;
end Behavioral;
```

```
--GrayBinaryCounter.vhd;
library ieee;
use ieee.numeric_std.all;
use ieee.std logic 1164.all;
entity GrayCounter is
       port(
       gray clk, gray reset, gray direction, gray pause: in std logic;
       gray DOUT: out std logic vector(7 downto 0);
       binary_DOUT: out std_logic_vector(7 downto 0)
       );
end GrayCounter;
architecture behavioral of GrayCounter is
component BinaryCounter is
       port(
       clk, reset, direction, pause: in std logic;
       DOUT: out std logic vector(7 downto 0)
       );
end component;
signal BinOut: std logic vector(7 downto 0);
begin
       BinCntr: BinaryCounter
       port map(clk => gray_clk,reset => gray_reset,
       direction => gray direction,
       pause => gray pause,
       DOUT => BinOut
       );
       binary DOUT <= BinOut;</pre>
       gray DOUT(7) <= BinOut(7);</pre>
       gray DOUT(6) <= BinOut(7) xor BinOut(6);</pre>
       gray DOUT(5) <= BinOut(6) xor BinOut(5);</pre>
       gray_DOUT(4) <= BinOut(5) xor BinOut(4);</pre>
       gray DOUT(3) <= BinOut(4) xor BinOut(3);</pre>
       gray DOUT(2) <= BinOut(3) xor BinOut(2);</pre>
       gray DOUT(1) <= BinOut(2) xor BinOut(1);</pre>
       gray DOUT(0) <= BinOut(1) xor BinOut(0);</pre>
end architecture;
```

```
--RingCounter.vhd;
library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
entity RingCounter is
       port(
       clk, reset, direction, pause: in std logic;
       DOUT: out std_logic_vector(7 downto 0)
       );
end RingCounter;
architecture behavioral of RingCounter is
signal count: unsigned (7 downto 0);
begin
       DOUT <= std_logic_vector(count);</pre>
      process(clk)
      begin
       if clk = '1' and clk' event then
             if reset = '1' then
              count <= "00000001";
              elsif pause = '1' then
              count <= count;</pre>
              elsif direction = '0' then
              count <= count(0) & count(7 downto 1);</pre>
              else
              count <= count(6 downto 0) & count(7);</pre>
              end if;
       end if;
       end process;
end architecture;
```

```
--JohnsonCounter.vhd;
library ieee;
use ieee.numeric_std.all;
use ieee.std logic 1164.all;
entity JohnsonCounter is
       port(
       clk, reset, direction, pause: in std logic;
       DOUT: out std_logic_vector(7 downto 0)
end JohnsonCounter;
architecture behavioral of JohnsonCounter is
signal count: unsigned (7 downto 0);
begin
       DOUT <= std_logic_vector(count);</pre>
      process(clk)
      begin
       if clk = '1' and clk' event then
             if reset = '1' then
              count <= (others => '0');
              elsif pause = '1' then
              count <= count;</pre>
              elsif direction = '1' then
              count <= (not count(0)) & count(7 downto 1);</pre>
              else
              count <= count(6 downto 0) & (not count(7));</pre>
       end if;
       end process;
end architecture;
```

```
--BCDCounter.vhd;
library ieee;
use ieee.numeric_std.all;
use ieee.std logic 1164.all;
entity BCDCounter is
       port(
       clk, reset, direction, pause: in std logic;
       DOUT: out std logic vector(7 downto 0)
       );
end BCDCounter;
architecture behavioral of BCDCounter is
signal digit1, digit2: unsigned (3 downto 0);
begin
      process(clk)
      begin
       if clk = '1' and clk' event then
              if reset = '1' then
              digit1 <= (others => '0');
              digit2 <= (others => '0');
              elsif pause = '1' then
              digit1 <= digit1;</pre>
              digit2 <= digit2;</pre>
              elsif direction = '1' then
              if(digit1 = "1001" and digit2 = "1001") then
                     digit1 <= (others => '0');
                     digit2 <= (others => '0');
              elsif(digit1 = "1001") then
                     digit1 <= (others => '0');
                     digit2 <= digit2 + 1;</pre>
              else
                     digit1 <= digit1 + 1;</pre>
              end if;
              else
              if(digit1 = "0000" and digit2 = "0000") then
                     digit1 <= ("1001");
                     digit2 <= ("1001");
              elsif(digit1 = "0000") then
                     digit1 <= ("1001");
                     digit2 <= digit2 - 1;
              else
                     digit1 <= digit1 - 1;</pre>
              end if;
              end if;
       end if;
       end process;
       DOUT <= std logic vector(digit2&digit1);</pre>
end architecture;
```

```
--FibCounter.vhd;
library ieee;
use ieee.numeric_std.all;
use ieee.std logic 1164.all;
entity FibCounter is
       port(
       clk, reset, direction, pause: in std logic;
       DOUT: out std_logic_vector(7 downto 0)
       );
end FibCounter;
architecture behavioral of FibCounter is
signal count, temp: unsigned (7 downto 0);
begin
       DOUT <= std_logic_vector(temp);</pre>
       process(clk)
       begin
       if clk = '1' and clk' event then
              if reset = '1' then
              temp <= (others => '0');
              count <= "00000001";
              elsif pause = '1' then
              count <= count;</pre>
              temp <= temp;</pre>
              elsif direction = '1' then
              temp <= count;</pre>
              count <= count + temp;</pre>
              else
              count <= temp;</pre>
              temp <= count - temp;</pre>
              end if;
       end if;
       end process;
end architecture;
```

```
--CounterTB.vhd;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity CounterTB is
-- Port ();
end CounterTB;
architecture Behavioral of CounterTB is
component GrayCounter is
      port(
      gray clk, gray reset, gray direction, gray pause: in std logic;
      gray DOUT: out std logic vector(7 downto 0);
      binary DOUT: out std logic vector(7 downto 0)
      );
end component;
component JohnsonCounter is
      port (
      clk, reset, direction, pause: in std logic;
      DOUT: out std logic vector(7 downto 0)
      );
end component;
component FibCounter is
      port(
      clk, reset, direction, pause: in std logic;
      DOUT: out std logic vector(7 downto 0)
      );
end component;
component RingCounter is
      port (
      clk, reset, direction, pause: in std logic;
      DOUT: out std logic_vector(7 downto 0)
      );
end component;
component BCDCounter is
      port(
      clk, reset, direction, pause: in std logic;
      DOUT: out std logic vector(7 downto 0)
      );
end component;
signal clk sig, reset sig, direction sig, pause sig: std logic := '0';
signal gray out sig, binary out sig: std logic vector(7 downto 0);
signal johnson out sig, Fib out sig: std logic vector(7 downto 0);
signal ring out sig, BCD out sig: std logic vector(7 downto 0);
constant cp: time := 10 ns;
begin
      DUT0: GrayCounter
      port map (
      gray clk => clk sig, gray reset => reset sig,
      gray_direction => direction_sig,gray_pause => pause_sig,
      gray DOUT => gray out sig,
      binary_DOUT => binary_out_sig
```

```
);
       DUT1: JohnsonCounter
      port map(
      clk => clk sig, reset => reset sig,
      direction => direction sig, pause => pause sig,
       DOUT => johnson out sig
      );
      DUT2: FibCounter
      port map(
      clk => clk sig, reset => reset sig,
      direction => direction_sig,pause => pause_sig,
       DOUT => fib out sig
      );
      DUT3: RingCounter
      port map(
      clk => clk_sig, reset => reset_sig,
      direction => direction_sig,pause => pause_sig,
       DOUT => ring out sig
      );
      DUT4: BCDCounter
      port map(
      clk => clk sig, reset => reset sig,
      direction => direction_sig,pause => pause_sig,
       DOUT => BCD out sig
      );
      clock gen:process(clk sig)
      begin
      clk sig <= not clk sig after cp/2;</pre>
      end process;
      stim: process
      begin
      -- pause_sig <= '0';
       -- direction sig <= '1';
      reset sig <= '1';
      wait for cp;
      reset sig <= '0';
      direction sig <= '1';</pre>
      wait for 15*cp;
      pause sig <= '1';</pre>
      wait for 8*cp;
      pause sig <= '0';</pre>
      direction sig <= '0';</pre>
      wait for 15*cp;
      wait;
      end process;
end Behavioral;
```

```
--CounterMultiplexer.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity CounterMultiplexer is
      Port (
       counter_select: in std_logic_vector(2 downto 0);
      FibIn, GrayIn, BinIn, BCDIn, JohnIn, RingIn: in std logic vector (7 downto 0);
      LED: out std_logic_vector(7 downto 0)
      );
end CounterMultiplexer;
architecture Behavioral of CounterMultiplexer is
begin
process(counter_select,BinIn,RingIn,JohnIn,GrayIn,BCDIn,FibIn)
begin
      case counter_select is
      when "000" => LED <= BinIn;
      when "001" => LED <= RingIn;
      when "010" => LED <= JohnIn;
      when "011" => LED <= GrayIn;
      when "100" \Rightarrow LED \iff BCDIn;
      when others => LED <= FibIn;
      end case;
end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity CounterMultiplexerTB is
-- Port ();
end CounterMultiplexerTB;
architecture Behavioral of CounterMultiplexerTB is
component CounterMultiplexer is
      Port (
       counter select: in std logic vector(2 downto 0);
       FibIn, GrayIn, BinIn, BCDIn, JohnIn, RingIn: in std logic vector (7 downto 0);
      LED: out std logic vector(7 downto 0)
      );
end component;
signal FibSig, GraySig, BinSig, BCDSig, JohnSig, RingSig: std logic vector (7 downto 0);
signal LEDSig: std logic vector(7 downto 0);
signal selCnt: unsigned (2 downto 0);
constant cp: time := 10 ns;
begin
      DUT: CounterMultiplexer
      port map (
      counter select => std logic vector(selCnt),
      FibIn => FibSig,
      GrayIn => GraySig,
      BinIn => BinSig,
      BCDIn => BCDSig,
      JohnIn => JohnSig,
      RingIn => RingSig,
      LED => LEDSig
      );
      STIM: process
      begin
      BinSig <= "0000001";
      RingSig <= "00000010";
       JohnSig <= "00000100";
      GraySig <= "00001000";
      BCDSig <= "00010000";
      FibSig <= "00100000";
       -- Rather than attaching the counter modules to each signal
       -- This test bench represents each counter by a one hot value
       selCnt <= "000";
       for ii in 0 to 7 loop
             wait for cp;
             selCnt <= selCnt + 1;</pre>
       end loop;
       wait;
       end process;
end Behavioral;
```

```
# Design Constraint File
# ------
# Clock Source - Bank 13
# ------
set property PACKAGE PIN Y9 [get ports {OnboardClock}]; # "GCLK"
# ------
# User LEDs - Bank 33
# ------
set property PACKAGE PIN T22 [get ports {LedOut[0]}]; # "LDO"
set property PACKAGE PIN T21 [get ports {LedOut[1]}]; # "LD1"
set property PACKAGE PIN U22 [get ports {LedOut[2]}]; # "LD2"
set property PACKAGE PIN U21 [get ports {LedOut[3]}]; # "LD3"
set property PACKAGE PIN V22 [get ports {LedOut[4]}]; # "LD4"
set property PACKAGE PIN W22 [get ports {LedOut[5]}]; # "LD5"
set_property PACKAGE_PIN U19 [get_ports {LedOut[6]}]; # "LD6"
set property PACKAGE PIN U14 [get ports {LedOut[7]}]; # "LD7"
# User DIP Switches - Bank 35
# ------
set property PACKAGE PIN F22 [get ports {select top[0]}]; # "SWO"
set property PACKAGE PIN G22 [get ports {select top[1]}]; # "SW1"
set property PACKAGE PIN H22 [get ports {select top[2]}]; # "SW2"
```

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

\_\_\_\_\_

\_\_\_\_\_

| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020

2020

| Date : Tue Sep 15 21:33:54 2020

| Host : Ridge-PC running 64-bit major release (build 9200)

| Command : report\_utilization -file LedCounterTop\_utilization\_synth.rpt -pb

LedCounterTop utilization synth.pb

| Design : LedCounterTop | Device : 7z020clg484-1 | Design State : Synthesized

\_\_\_\_\_

-----

Utilization Design Information

### Table of Contents

\_\_\_\_\_

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

\_\_\_\_\_

| Site Type             | ·  | · | Available   Util%  <br>+ |
|-----------------------|----|---|--------------------------|
| Slice LUTs*           | 74 | 0 | 53200   0.14             |
| LUT as Logic          | 74 | 0 | 53200   0.14             |
| LUT as Memory         | 0  | 0 | 17400   0.00             |
| Slice Registers       | 49 | 0 | 106400   0.05            |
| Register as Flip Flop | 49 | 0 | 106400   0.05            |
| Register as Latch     | 0  | 0 | 106400   0.00            |
| F7 Muxes              | 0  | 0 | 26600   0.00             |
| F8 Muxes              | 0  | 0 | 13300   0.00             |
| +                     | +  | + | ++                       |

<sup>\*</sup> Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt\_design after synthesis, if not already completed, for a more realistic count.

# 1.1 Summary of Registers by Type

-----

| +   |    | +            | +      | +      | +            |
|-----|----|--------------|--------|--------|--------------|
| Tot | al | Clock Enable | Synch: | ronous | Asynchronous |
| +   |    |              | +      | +      |              |
| 0   |    | _            |        | -      | -            |
| 1 0 |    | _            |        | -      | Set          |
| 1 0 |    | _ 1          |        | -      | Reset        |
| 0   |    | _ 1          |        | Set    | -            |
| 1 0 |    | _ 1          | Reset  |        | -            |
| 1 0 |    | Yes          |        | -      | -            |
| 1 0 |    | Yes          |        | -      | Set          |
| 1 0 |    | Yes          |        | -      | Reset        |
| 2   |    | Yes          |        | Set    | -            |
| 47  |    | Yes          |        | Reset  | -            |
| +   |    | +            | +      | +      | +            |

### 2. Memory

\_\_\_\_\_

## 3. DSP

----

| +         | -+   | -+      | +      |         | ++        |
|-----------|------|---------|--------|---------|-----------|
| Site Type | Used | l   Fix | ed   A | vailabl | e   Util% |
| +         | -+   | -+      | +      |         | ++        |
| DSPs      | 1    | 0       | 0      | 220     | 0.00      |
| +         | -+   | -+      | +      |         | ++        |

### 4. IO and GT Specific

\_\_\_\_\_

<sup>\*</sup> Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

| +  |                             | +- | +- | <br>+ |         | +       | +   |
|----|-----------------------------|----|----|-------|---------|---------|-----|
| 1  | 21                          |    |    |       | Availab |         |     |
| +- |                             | +- | •  |       |         | +       | +   |
| ı  | Bonded IOB                  | ı  | 16 | 0     | 200     | 8.00    |     |
|    | Bonded IPADs                |    | 0  | 0     |         | 2   0.0 | 00  |
|    | Bonded IOPADs               |    | 0  | 0     | 130     | 0.00    |     |
|    | PHY_CONTROL                 |    | 0  | 0     |         | 4   0.0 | 00  |
|    | PHASER_REF                  |    | 0  | 0     |         | 4   0.0 | 00  |
|    | OUT_FIFO                    |    | 0  | 0     |         | 16   0. | .00 |
|    | IN_FIFO                     |    | 0  | 0     |         | 16   0. | .00 |
|    | IDELAYCTRL                  |    | 0  | 0     |         | 4   0.0 | 00  |
|    | IBUFDS                      |    | 0  | 0     | 192     | 0.00    |     |
|    | PHASER_OUT/PHASER_OUT_PHY   |    | 0  | 0     |         | 16   0. | .00 |
|    | PHASER_IN/PHASER_IN_PHY     |    | 0  | 0     |         | 16   0. | .00 |
|    | IDELAYE2/IDELAYE2_FINEDELAY |    | 0  | 0     | 200     | 0.00    |     |
|    | ILOGIC                      |    | 0  | 0     | 200     | 0.00    |     |
|    | OLOGIC                      |    | 0  | 0     | 200     | 0.00    |     |
| +  |                             | +- | +- | <br>+ |         | +       | +   |

## 5. Clocking

-----

| +- |            | -+- |   | +- |   | ++        | +    |
|----|------------|-----|---|----|---|-----------|------|
| İ  |            | •   |   |    |   | Available |      |
| +- |            | -+- |   | +- |   | ++        | +    |
|    | BUFGCTRL   |     | 2 |    | 0 | 32        | 6.25 |
|    | BUFIO      |     | 0 |    | 0 | 16        | 0.00 |
|    | MMCME2_ADV |     | 0 |    | 0 | 4         | 0.00 |
|    | PLLE2_ADV  |     | 0 |    | 0 | 4         | 0.00 |
|    | BUFMRCE    |     | 0 |    | 0 | 8         | 0.00 |
|    | BUFHCE     |     | 0 |    | 0 | 72        | 0.00 |
|    | BUFR       |     | 0 |    | 0 | 16        | 0.00 |
|    |            |     |   |    |   | L         |      |

## 6. Specific Feature

-----

| +           | -+- | +    |      |    | +         | ++    |
|-------------|-----|------|------|----|-----------|-------|
| Site Type   |     | Used | Fixe | ed | Available | Util% |
| +           | -+- | +    |      |    | +         | ++    |
| BSCANE2     |     | 0    | 0    |    | 4         | 0.00  |
| CAPTUREE2   |     | 0    | 0    |    | 1         | 0.00  |
| DNA_PORT    |     | 0    | 0    |    | 1         | 0.00  |
| EFUSE_USR   |     | 0    | 0    |    | 1         | 0.00  |
| FRAME_ECCE2 |     | 0    | 0    |    | 1         | 0.00  |

| ICAPE2    |   | 0 | 0 | 2 | 0.00 |
|-----------|---|---|---|---|------|
| STARTUPE2 |   | 0 | 0 | 1 | 0.00 |
| XADC      | 1 | 0 | 0 | 1 | 0.00 |
| +         | + | + |   |   | ++   |

## 7. Primitives

-----

| +        | -+  | +        | +               |
|----------|-----|----------|-----------------|
| Ref Name | Use | d   Func | tional Category |
| +        | -+  | +        | +               |
| FDRE     |     | 47       | Flop & Latch    |
| LUT3     |     | 34       | LUT             |
| LUT6     |     | 26       | LUT             |
| LUT2     |     | 15       | LUT             |
| OBUF     |     | 8        | IO              |
| IBUF     |     | 8        | IO              |
| CARRY4   | 6   |          | CarryLogic      |
| LUT5     |     | 3        | LUT             |
| LUT4     |     | 3        | LUT             |
| LUT1     |     | 3        | LUT             |
| FDSE     |     | 2        | Flop & Latch    |
| BUFG     |     | 2        | Clock           |
| +        | -+  | +        | +               |

### 8. Black Boxes

-----

+-----+ | Ref Name | Used | +-----+

### 9. Instantiated Netlists

-----

+-----+ | Ref Name | Used | +-----+