The Data path and Control path

Ridge Tejuco
California State University Northridge
Department of Electrical and Computer Engineering
Northridge, California
Ridge. Tejuco.881@my.csun.edu

I. INTRODUCTION

The purpose of this experiment is to design an averaging circuit with consideration for the data path and control path. Fig. 4.1 shows the block diagram for the averaging circuit. The data path is the flow of data stream within the design. The 8 bit data is read from memory with an address provided by the counter. The data flows from the "a" register through the adder and into the sum register. The sum register accumulates the next 31 8-bit values and then outputs an average of the 32 bit numbers.




Fig 4.1 Block diagram of the averaging circuit

In order to control this data stream, an FSM was designed for the control unit. The FSM controls the load and clear operations for each register. Fig. 4.2 shows the block diagram of the control unit. The only input is a logic signal that indicates that the address counter is greater than 32, at which point all 32 8-bit values have been read into register "a".




Fig. 4.2 Block diagram for the control unit

Each output of the control unit sends a signal to each stage of the datapath. Fig. 4.3 shows the State diagram of the FSM. Looking closely, the initial stage is a CLEAR state, where each register is first reset to 0. If an input of 1 is received, there is a glitch in the input, therefore the state remains the same. If an input of 0 is received, the next state is the ADD_NEXT state where the next addr_count is loaded, the first value is read from memory. Since, there was a value of 0 in register 'a', the sum register was loaded with 0 + 0. As long as input "i lt32" is 0, then the ADD NEXT state will continue to accumulate the next 31 values. Once the counter reaches 32, the last 8 bit value has been read from the memory. The last value still needs to be summed, therefore an additional LAST SUM state is required. At this point, an input of '0' is ideally impossible, therefore an input of 0 will return to the CLEAR state, and input of 1 will continue to the LOAD AVG state. In the LOAD AVG state, the only output is the "avg ld" signal. From here, the machine will return to the clear state to start the cycle over.




Fig. 4.3 State diagram of FSM

II. PROCEDURE AND RESULTS




Fig. 4.3 Wave form results for the Accumulator

First, the accumulator was designed and tested. Fig. 4.3 shows the testbench results of the accumulator design. At 5 ns, the registers were cleared. Then at 10 ns, the "a_ld" and "sum_ld" signals were set to '1'. For the next 5 cycles, the values "0f", "08", "10", and "c0" were added together. Notice that the last value took two clock cycles to reach the sum register. In this example, these values add up to (231)₁₀. These

values are shifted right 5 times which results in an output of 7. This is the expected result.

Lastly, the average circuit was modified to find the average of 50 8-bit values. In order to make these changes, the address counter must count to 50 instead of 32. In order to fit the summation of all 50 values, the accumulator must be at least 14 bits wide. The last change needed is the average logic. This is done by multiplying the sum by 5 then dividing bits by 256. Because this operation is not the same as dividing by 50, there is rounding error. (1) shows that the rounding error is about 2.3%. This error can be reduced by increasing the number of bits used in the multiplication process.

$$\frac{\left(\left(\frac{5}{256}\right) - \left(\frac{1}{50}\right)\right)}{\frac{1}{50}} = 2.3\% \tag{1}$$

```
-- averager tb.vhd
-- Ridge Tejuco
-- ECE 524 Fall 2020
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--use IEEE.NUMERIC_STD.ALL;
entity averager tb is
-- Port ();
end averager tb;
architecture Behavioral of averager tb is
component averager is
    Port (
        clock_in,reset,mem_en: in std_logic;
        avg_out: out std_logic_vector(7 downto 0)
    );
end component;
signal CLK,RST,MEM_ENA: std_logic := '0';
signal AVG: std logic vector(7 downto 0);
constant CP: time := 10 ns;
begin
    DUT: averager
    port map(
       clock in => CLK,
       reset => RST,
        mem en => MEM ENA,
        avg out => AVG
    );
    CLK GEN: process(CLK)
    begin
        CLK <= not CLK after CP/2;
    end process;
    STIM: process
    begin
        RST <= '1';
        MEM ENA <= '1';
        wait for CP;
        RST <= '0';
        wait;
    end process;
end Behavioral;
```

```
-- averager.vhd
-- Ridge Tejuco
-- ECE 524 Fall 2020
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity averager is
    Port (
        clock in, reset, mem en: in std logic;
        avg out: out std logic vector(7 downto 0)
    );
end averager;
architecture Behavioral of averager is
signal i_lt32, i_ld, i_clr: std_logic;
signal acc ld, acc clr, s ld, s clr: std logic;
signal average ld, average clr: std logic;
signal m_addr: std_logic_vector(5 downto 0);
signal mem out: std logic vector(7 downto 0);
component addr counter is
    Port (clock, clear, load: in std logic;
        lt32: out std logic;
        addr: out std logic vector (5 downto 0)
    );
end component;
component accumulator is
    port (
        clk, a load, a clear: in std logic;
        sum load, sum clear: in std logic;
        avg load, avg clear: in std logic;
        DIN: in std logic vector(7 downto 0);
        AVG: out std logic vector(7 downto 0)
    );
end component;
component fsm is
    Port (
        in lt32,clk,rst: in std logic;
        in ld, in clr: out std logic;
        a ld,a clr: out std logic;
        sum ld, sum clr: out std logic;
        avg ld, avg clr: out std logic
    );
end component;
component blk mem gen 0 IS
  PORT (
    clka : IN STD LOGIC;
    ena : IN STD LOGIC;
    addra: IN STD LOGIC VECTOR(5 DOWNTO 0);
    douta : OUT STD LOGIC VECTOR(7 DOWNTO 0)
  );
end component;
begin
    INC: addr counter
    port map(
        clock => clock in,
        clear => i clr,
        load => i ld,
        1t32 => i 1t32,
        addr => m addr
```

```
);
    ACC: accumulator
    port map(
       clk => clock_in,
        a_load => acc_ld,
        a_clear => acc_clr,
        sum\_load => s\_ld,
        sum clear => s clr,
        avg load => average ld,
        avg clear => average clr,
        DIN => mem out,
        AVG => avg out
    );
    CNTL: fsm
    port map(
        in 1t32 => i 1t32,
        clk => clock_in,
        rst => reset,
        in ld => i ld,
        in_{clr} => i_{clr}
        a ld => acc ld,
        a clr => acc clr,
        sum ld => s ld,
        sum_clr => s_clr,
        avg ld => average ld,
        avg_clr => average_clr
    );
    MEM: blk mem gen 0
    port map (
        clka => clock in,
        ena => mem_en,
        addra => m addr,
        douta => mem_out
    );
end Behavioral;
```

```
-- fsm.vhd
-- Ridge Tejuco
-- ECE 524 Fall 2020
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity fsm is
    Port (
        in lt32,clk,rst: in std logic;
        in ld, in clr: out std logic;
        a ld,a clr: out std logic;
        sum ld, sum clr: out std logic;
        avg_ld, avg_clr: out std_logic
    );
end fsm;
architecture Behavioral of fsm is
TYPE state_type is (CLEAR, ADD_NEXT, LAST_SUM, LOAD_AVG);
signal NEXT STATE, STATE: state type;
begin
    process(clk)
    begin
        if(rst = '1') then
            STATE <= CLEAR;
        elsif rising edge(clk) then
            STATE <= NEXT STATE;
        end if;
    end process;
    -- next state/output logic
    process(STATE, in 1t32)
    begin
        case STATE is
        when CLEAR =>
            if(in_1t32 = '1') then
                NEXT STATE <= CLEAR;
                NEXT STATE <= ADD NEXT;
            end if;
            in clr <= '1';
            a clr <= '1';
            sum clr <= '1';
            avg clr <= '1';
            in ld <= '0';
            a ld <= '0';
            sum ld <= '0';
            avg ld <= '0';
        when ADD NEXT =>
            if(in 1t32 = '0') then
                NEXT_STATE <= ADD NEXT;</pre>
            else
                NEXT STATE <= LAST SUM;
            end if;
            in clr <= '0';
            a clr <= '0';
            sum_clr <= '0';
```

```
avg clr <= '0';
             in \(\bar{1}\)d <= '1';
             a_ld <= '1';
             sum_ld <= '1';
             avg ld <= '0';
         when LAST_SUM =>
             if(in_1t32 = '0') then
                 NEXT STATE <= CLEAR;
                  NEXT STATE <= LOAD AVG;
             end if;
             in_clr <= '0';
             a_clr <= '0';
             sum clr <= '0';
             avg_clr <= '0';
             in_ld <= '0';
             a ld <= '0';
             sum ld <= '1';
             avg_ld <= '0';
         when others =>
             NEXT STATE <= CLEAR;
             in clr <= '0';
             a clr <= '0';
             sum_clr <= '0';
             avg_clr <= '0';
             in \( \bar{1} \, d \le = \bar{1} \, 0 \bar{1} \, ;
             a \overline{l}d <= '0';
             sum ld <= '0';
             avg_ld <= '1';
         end case;
    end process;
end Behavioral;
```

```
-- addr counter.vhd
-- Ridge Tejuco
-- ECE 524 Fall 2020
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity addr counter is
    Port (clock, clear, load: in std logic;
        1t32: out std logic;
        addr: out std logic vector (5 downto 0)
    );
end addr counter;
architecture Behavioral of addr counter is
signal cnt_out: std_logic_vector(5 downto 0);
signal inc: unsigned (5 downto 0);
component counter is
    port(
        clk,clr,ld: in std logic;
        DIN: in std logic vector(5 downto 0);
        DOUT: out std logic vector(5 downto 0)
    );
end component;
begin
    inc <= unsigned(cnt out) + "000001"; -- + 1</pre>
    addr <= std logic vector((unsigned(cnt out)) + "011001"); -- + 25</pre>
    CNT: counter
    port map(
        clk => clock,
        clr => clear,
        ld => load,
        DIN => std logic vector(inc),
        DOUT => cnt out
    );
    process(cnt out)
    begin
        if(unsigned(cnt out) < "100000") then
            lt32 <= '1';
        else
            lt32 <= '0';
        end if;
    end process;
end Behavioral;
```

```
-- accumulator.vhd
-- Ridge Tejuco
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity accumulator is
    port (
        clk, a load, a clear: in std logic;
        sum load, sum clear: in std logic;
        avg load, avg clear: in std logic;
        DIN: in std logic vector(7 downto 0);
        AVG: out std logic vector (7 downto 0)
    );
end accumulator;
architecture Behavioral of accumulator is
component register a is
    generic(N: integer := 7);
    Port (
        CLK, RST, LD: in std logic;
        DIN: in std_logic_vector(N downto 0);
        DOUT: out std logic vector(N downto 0)
    );
end component;
signal a: std logic vector(7 downto 0);
signal sum: std logic vector(12 downto 0);
signal a sum: unsigned(12 downto 0);
signal shift_sum: std_logic_vector(7 downto 0);
begin
    a sum <= unsigned("00000"&a) + unsigned(sum);</pre>
    shift sum <= sum(12 downto 5);</pre>
    REG A: register a
    generic map(N => 7)
    port map(
        CLK => clk,
        RST => a_clear,
        LD => a load,
        DIN => DIN,
        DOUT => a
    );
    REG SUM: register a
    generic map(N \Rightarrow 12)
    port map(
        CLK => clk,
        RST => sum clear,
        LD => sum load,
        DIN => std logic_vector(a_sum),
        DOUT => sum
    );
    REG AVG: register a
    generic map (N => 7)
    port map(
        CLK => clk,
        RST => avg_clear,
        LD => avg_load,
        DIN => shift sum,
        DOUT => AVG
    );
end Behavioral;
```

```
-- accumulator tb.vhd
-- Ridge Tejuco
-- ECE 524 Fall 2020
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
--use IEEE.NUMERIC_STD.ALL;
entity accumulator tb is
-- Port ();
end accumulator tb;
architecture Behavioral of accumulator tb is
signal CLK: std logic := '0';
constant CP: time := 10 ns;
signal a_ld, a_clr: std_logic;
signal sum ld, sum clr: std logic;
signal avg ld, avg clr: std logic;
signal mem_out: std_logic_vector(7 downto 0);
signal average: std logic vector(7 downto 0);
component accumulator is
    port(
        clk, a load, a clear: in std logic;
        sum load, sum clear: in std logic;
        avg load, avg clear: in std logic;
        DIN: in std logic vector(7 downto 0);
        AVG: out std logic vector(7 downto 0)
    );
end component;
begin
    DUT: accumulator
    port map(
        clk => CLK,
        a_load => a_ld, a_clear => a_clr,
        sum_load => sum_ld, sum_clear => sum_clr,
        avg_load => avg_ld, avg_clear => avg_clr,
        DIN => mem out, AVG => average
    CLK GEN: process(CLK)
    begin
        CLK <= not CLK after CP/2;
    end process;
    STIM: process
    begin
        a clr <= '1';
        sum clr <= '1';
        avg_clr <= '1';
        a ld <= '0';
        sum ld <= '0';
        avg ld <= '0';
        mem out <= "00000000";
        wait for CP;
        a clr <= '0';
        sum_clr <= '0';
        avg_clr <= '0';
        a ld <= '1';
        sum ld <= '1';
        mem out <= "00001111";
```

```
wait for CP;
mem_out <= "00001000";
wait for CP;
mem_out <= "00010000";
wait for CP;
mem_out <= "11000000";
wait for 2*CP;
a_ld <= '0';
sum_ld <= '0';
sum_ld <= '1';
wait for CP;
avg_ld <= '1';
wait for CP;
avg_ld <= '0';
end process;
end Behavioral;</pre>
```

```
-- register a.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity register_a is
   generic(N: integer := 7);
    Port (
        CLK,RST,LD: in std_logic;
        DIN: in std logic vector(N downto 0);
        DOUT: out std logic vector(N downto 0)
    );
end register a;
architecture Behavioral of register a is
begin
   process(CLK)
   begin
        if rising_edge(CLK) then
            if(RST = '1') then
               DOUT <= (others => '0');
            elsif LD = '1' then
               DOUT <= DIN;
            end if;
        end if;
    end process;
end Behavioral;
```