Fall 2019



California State University, Northridge

Department of Electrical and Computer Engineering

ECE 526L

Experiment # 7
Register File Models

October 31, 2019
SUBMITTED: November 19, 2019

Authors: Ridge Tejuco

Professor: Ronald Mehler Ph.D

I hereby attest that this lab report is entirely my own work. I have not copied either code or text from anyone, nor have I allowed or will I allow anyone to copy my work.

Name	(printed) _	 	
Name	(signed)	 	
Date			

## Analysis of RAM register file

Starting at 2 ns, the Write Strobe is continuously changed to start sequentially writing values in the data line to the registers. Looking closely at the registers at the bottom of Figure 1. The registers are addresses are filled and changed at every Write strobe. Figure 2 shows the completely filled register file at 64 ns.

Figure 1. Write strobe






Figure 2. Fully loaded register file




After loading is complete, the input to the data line is set to high z. The Output Enabled is set at 66 ns. Figure 3 shows an individual read at 66 ns and a block read at 68 ns.

Figure 3. Output enable




In figure 4, the Chip Select was tested by setting CS high then trying to write the value 0x11 to the address 0x0b. When the address 0xb was read while CS was still set high, a value of high impedance was returned. When read again while CS was set low, the returned value was 0x0b at address 0x0b. This was the initial value set during the sequential load, which verifies that WS or OE did not work while CS was high.

Figure 4. Chip select




A walking 1 was written to addresses  $0 \times 00$  to  $0 \times 07$  at 83 ns. These values were subsequently read at 99 ns.

Figure 5. Walking ones



## Analysis of ROM

In Figure 6, the memory of the rom was checked starting at 0 ns. The address started at 4 and was incremented every nano second. Looking closely, the output at each address matches the specification in the lab. Figure 6. Reading the ROM



In Figure 7, the values read from the ROM ,starting at address 5'h04, are scrambled then stored in RAM starting at address 5'h00 of the RAM. The scrambling algorithm for the first few memory values were checked by the following.

	7654 3210		0716 2534	
0x58.)	0101 1000	>	0001 0011	which equals 0x13.
0xED.)	1110 1101	>	1101 1110	which equals 0xDE.
0xB7.)	1011 0111	>	1110 1101	which equals 0xED.

A quick but not infallible way to check these values is to check the number of 1's in each value. Both the original and the scrambled values should have the same number of 1's.


By comparing these values to the input to the RAM in Figure 7, It shows that the values were correctly scrambled.

C1:37 REF Name - ROM 58 (ed (b7)(34)(c9)(8f (a0)(9b)(65)(11)(03)(4c)(da)(7e)(f2)(26)(86)(95)(fd)(b1) 12 af (33 Zz \(05\)(06\)(07\)(08\)(09\)(0a\)(0b\)(0c\)(0d\)(0e\)(0f\\(10\)(11\)(12\)(13\)(14\)(15\)(16\)(17\)(18\)(19\)(1a\)(1b\)(1c\)(1d\)(1e\)(1f\) 00 --- D=- OE ---D-CS RAM 13 | de | ed | Od | d2 | ea | 44 | e3 | 9c | 81 | a0 | 1a | 73 | 3f | 75 | 2c | 68 | c9 | df | c5 | 21 (ee ) a5 ) ±- DATA[7:0] \(\sigma 1\) (02\) (03\) (04\) (05\) (06\) (07\) (08\) (09\) (09\) (06\) (06\) (06\) (07\) (11\) (12\) 13\\ 14\) (15\) (16\) (17\) (18\) (19\) (16\) ( . В- ADDR[4:0] ---D--OE -- **--** ₩S 

Figure 7. Reading the ROM and writing the scrambled value to RAM

Finally, the RAM was read by setting RAM\_OE to 1'b1 to ensure the values were correctly written to RAM which is shown in Figure 8.

Figure 8. Reading the RAM.



## Question

The only edge sensitive signal is the Write Strobe of the RAM. This is to make sure that the Data and Address values are stable when changing the value of the memory. If a Write Strobe was instead Write Enable, a clock signal would still be needed.

Writing with level sensitivity would not work because the data and the address would have to change at exactly the same time which is not guaranteed. This would result in writing the wrong values to a memory location.

```
//TB ROM.sv
CSUN - ECE 526 - Lab7
Ridge Tejuco
10/31/2019
TB ROM.sv
- initialize partial memory
- read and scramble data out
- store into RAM
_____*/
`timescale 1ns/100ps;
module TB ROM();
   parameter DEPTH = 32, SIZE = 8, WIDTH = $clog2(DEPTH);
    reg [SIZE - 1:0] ROM DATA, DATA IN;
  wire [SIZE - 1: 0] RAM DATA;
    reg [WIDTH - 1: 0] ROM ADDR, RAM ADDR;
  reg ROM OE, ROM CS;
  reg RAM OE, RAM WS, RAM CS;
  //ROM(OE, CS, ADDR, DATA);
  ROM UUT (ROM OE, ROM CS, ROM ADDR, ROM DATA);
  //REGISTER FILE(OE, WS, CS, ADDR, DATA);
  REGISTER FILE RAM(RAM OE, RAM WS, RAM CS, RAM ADDR, RAM DATA);
  assign RAM DATA = DATA IN;
  initial begin
     $vcdpluson;
     $readmemh("data.mem", UUT.MEM, 4);
     // init starting signals
     ROM ADDR = 5'b00100;ROM CS = 1'b0;ROM OE = 1'b1;
     RAM WS = 1'b0; RAM OE = 1'b0; RAM CS = 1'b0;
     RAM ADDR = 5'b00000;
     DATA IN = 8 \text{'bz};
     //\text{test 5'h04} - \text{5'h1E}, then check \text{5'h1F} - \text{5'h03} are empty
     // block read
     #1 repeat(32) #1 ROM ADDR = ROM ADDR + 1;
     #1 ROM OE = 1'b0;
     //write scrambled ROM to RAM
     \#1 \text{ ROM ADDR} = 5'b00100; \text{ ROM OE} = 1'b1;
```

```
RAM ADDR = 5'b00000; //start writing at address 5'h00
     #1 repeat(28) begin
     DATA IN = \{ROM DATA[0], ROM DATA[7], ROM DATA[1],
                ROM DATA[6], ROM DATA[2], ROM DATA[5],
                ROM DATA[3], ROM DATA[4]};
     #1 RAM WS = \simRAM WS;
     #1 RAM WS = \simRAM WS;
     ROM ADDR = ROM ADDR + 1; RAM ADDR = RAM ADDR + 1;
     end
     #1 ROM OE = 1'b0; DATA IN = 8'bz;
     RAM WS = 1'b0;
     // Check the contents of RAM through block read
     #1 RAM ADDR = 5'b00000; RAM OE = 1'b1;
     #1 \text{ repeat}(32) #1 \text{ RAM ADDR} = \text{RAM ADDR} + 1;
     #1 RAM OE = 1'b0;
     #1 $finish;
  end
endmodule
//end of TB ROM.sv
```

```
//ROM.sv
CSUN - ECE 526 - Lab7
Ridge Tejuco
10/29/2019
_____
-READ ONLY, Chip select, ADDR, DATA OUT
========*/
module ROM(OE, CS, ADDR, DATA);
   parameter DEPTH = 32, SIZE = 8, WIDTH = $clog2(DEPTH);
   output reg [SIZE - 1:0] DATA;
   input wire [WIDTH - 1: 0] ADDR;
   input wire OE, CS;
   reg [SIZE - 1:0] MEM [DEPTH-1:0];
   always@(CS,OE,ADDR) begin
      if(!CS && OE) DATA <= MEM[ADDR];</pre>
    else DATA <= { (SIZE-1) {1'bZ}};
   end
Endmodule
```

```
//TB REGISTER FILE.sv
CSUN - ECE 526 - Lab 7
Ridge Tejuco
October 24, 2019
_____
- write/read to all memory location
- individual and block read
- verify enable/disable
- demonstrate high impedance and Walking ones
========*/
`timescale 1ns / 100ps
module TB REGISTER FILE();
  parameter SIZE = 8, DEPTH = 32, WIDTH = $clog2(DEPTH);
  reg OE, WS, CS;
  reg [WIDTH-1:0] ADDR;
  wire [SIZE - 1:0] DATA;
  reg [SIZE-1:0] DATA IN;
  //REGISTER FILE (OE, WS, CS, ADDR, DATA);
  REGISTER FILE UUT (OE, WS, CS, ADDR, DATA);
  assign DATA = DATA IN;
  initial begin
    $vcdpluson;
    OE = 1'b0; WS = 1'b0; CS = 1'b0; ADDR = 5'b000000;
    DATA IN = 8'h00;
    //write to each address
    #1 repeat(32) begin
    #1 WS = \sim WS;
    #1 WS = \sim WS;
    DATA IN = DATA IN+1;
    ADDR = ADDR+1;
    end
     //Individual read
    DATA IN = 8 \text{'bz};
    #1 \text{ ADDR} = 5'b00011; WS = 1'b0;
    OE = 1'b1;
     #1 OE = 1'b0;
```

```
//block read
     #1 ADDR = 5'b00110;
     OE = 1'b1;
     #1 repeat(5) begin
     #1 ADDR = ADDR + 1;
     end
     //test CS
     #1 OE = 1'b0;
     CS = 1'b1;
     DATA IN = 8'h11;
     #1 WS = \simWS;
     #1 WS = \simWS;
     DATA IN = 8 \text{'bz};
     #1 OE = 1'b1;
     //Walking ones
     #1 CS = 1'b0;
     #1 OE = 1'b0;
     #1 ADDR = 5'b00000;
     DATA IN = 8'h80;
     //fill 0 - 7
     #1 repeat(8) begin
     #1 WS = \sim WS;
     #1 WS = \sim WS;
     ADDR = ADDR + 1;
     DATA IN = DATA IN >> 1;
     end
     DATA IN = 8 \text{'hz};
     //read 0 - 7
     #1 ADDR = 5'b00000;
     OE = 1'b1;
     #1 repeat (7) #1 ADDR = ADDR + 1;
     #5 $finish;
  end
endmodule // END of TB_REGISTER_FILE.sv
```

```
//REGISTER FILE.sv
CSUN - ECE 526 - Lab7
Ridge Tejuco
10/29/2019
_____
-READ, WRITE, Control, ADDR, DATA OUT
========*/
module REGISTER FILE(OE, WS, CS, ADDR, DATA);
   parameter DEPTH = 32, SIZE = 8, WIDTH = $clog2(DEPTH);
   inout wire [SIZE - 1:0] DATA;
   input wire [WIDTH - 1: 0] ADDR;
 reg [SIZE - 1:0] OUT;
   input wire OE, WS, CS;
   reg [DEPTH-1:0][SIZE - 1:0] REGISTERS ;
 always@(posedge WS) begin
    if(!CS) REGISTERS[ADDR] <= DATA;</pre>
 end
 always@(OE,CS,ADDR) begin
    if(!CS && OE) OUT <= REGISTERS[ADDR];</pre>
    else OUT <= {(SIZE) {1'bZ}};</pre>
 end
 assign DATA = OUT;
Endmodule
```

```
// CSUN ECE 526
```

// Ridge Tejuco

// data.mem

58 ED B7 34

C9 8F A0 9B

65 11 03 4C

DA 7E F2 26

86 95 FD B1

XX XX XX XX

12 AF 33