

Post-Quantum Cryptography Migration

Part 1 - Silicon & Firmware: Hardware Acceleration & Silicon

Compiled by the Spaced Research Ledger

Last updated: 2026-08-29

The new post-quantum algorithms are only useful if hardware can run them fast. This report covers that problem in three sections. Section 1 follows the tuned code that makes the new math fast on ordinary processors. Section 2 follows the dedicated accelerator cards built for heavy connection loads. Section 3 follows the ready-made circuit blocks that put the algorithms into future chips.

The clearest change this summer happened in software, not silicon. Optimized assembly implementations of ML-KEM and ML-DSA, the two workhorse post-quantum algorithms, became the default in liboqs, a widely used open-source cryptography library. wolfSSL finished dropping its outside dependency and now ships its own native, optimized implementations. Processor instruction sets themselves have not moved. Work on ARM and RISC-V instructions built for this math remains academic research, with none of it merged into products or ratified standards.

Dedicated hardware is arriving for the heaviest loads. FPGA-based accelerator cards from Silicom and Eideticom now handle millions of post-quantum TLS handshakes per second. NVIDIA GPUs speed up key encapsulation about tenfold through the cuPQC library. Intel has promised full post-quantum compliance across new platforms by 2030. Whether its QuickAssist accelerators already speed up the new algorithms is disputed, and Section 2 states that disagreement in full.

For chips themselves, licensable design blocks from Rambus, Synopsys, PQShield, and PQSecure now cover the standardized algorithm set. Validated end products are starting to follow. Crypto4A's hardware security module is described as the first quantum-safe module to pass FIPS 140-3 Level 3 validation, in August 2026. STMicroelectronics put a post-quantum accelerator into a mobile security chip that also carries NFC and eSIM functions on one die.

1. CPU & ISA Extensions

Every secure connection a computer makes runs cryptographic math on its main processor. This section covers how fast the new post-quantum algorithms run on mainstream chips from Intel, ARM licensees, and RISC-V designers. Speed can come from two places: hand-tuned code that uses the vector instructions chips already have, and proposals for new instructions built for the algorithms' distinctive math. Today all the practical gains come from tuned code inside cryptographic libraries. The new instructions remain research.

Recent Developments

The news this summer is that optimized implementations became the ones everyone gets by default. liboqs, the open-source library many products build on, made tuned assembly standard in July. Its 0.16.0 release brings in mldsa-native and updates mlkem-native to version 1.2.0, with optimized x86-64 and ARM builds enabled out of the box [1]. wolfSSL went further in August and removed its dependency on liboqs entirely. It

now ships its own native implementations of ML-KEM and ML-DSA with optimized paths for both major architectures [2].

Current State

Everything fast today comes from software making better use of instructions that chips already have. liboqs had already adopted mlkem-native, with portable C, AVX2, and ARM variants, as its standard ML-KEM implementation [3]. The first stable version of that code arrived with liboqs 0.14.0 in August 2025, alongside a faster SHA-3 built on AVX-512VL instructions [4].

The optimized variants come straight from the actively maintained upstream mlkem-native project [5], which recently added a consistency self-test and support for Intel's control-flow protection [1]. Much of the code is formally verified: the C for memory and type safety, the ARM assembly for functional correctness [1]. When built for distribution, the library picks the fastest routine for the running processor automatically [6][7]. Only the standardized algorithm names are treated as stable identifiers, and everything else may still change [8].

Chipmakers contribute tuning rather than new hardware. Intel published AVX-512 optimizations of the library's Keccak hashing core, worth up to a 1.64x speedup on Xeon processors [9]. An experimental AVX-512 build of ML-KEM, running 32 polynomial multiplications in parallel, has been wired into liboqs and an OpenSSL provider [10]. NVIDIA's GPU library cuPQC was added as a further backend [1]. wolfSSL maintains its own AVX2 assembly for ML-KEM and fixed bugs in it during its 5.9.1 release cycle [11].

The craft involved is considerable. State-of-the-art implementations for small ARM microcontrollers rely on more than 3,000 lines of hand-written assembly per algorithm [12]. A tool called SLOTHY can now generate code that matches or beats hand-optimized assembly for ARM's Neon and Helium instruction sets [12].

Earlier NEON work covered the pre-standardization candidates on hardware from the Apple M1 down to the Raspberry Pi 4 [13]. The formally verified Libjade library shows the cost of full rigor. It still offers only two Kyber variants, on x86-64 Linux and macOS alone [6].

New instructions, by contrast, are still in the lab. On ARM, the research is real but unadopted. ARMv9 processors carry the SVE2 and SME vector extensions, with SVE2 folding the older NEON instructions into a broader superset [14].

A January 2026 paper used both to run ML-KEM up to 7.77x faster than reference code on an Apple M4 Pro, the first such work on real ARMv9 hardware [15]. A companion effort made ML-DSA signing 70.7 percent faster using SVE2 [16]. The catch is unchanged: none of these code paths have been merged into production libraries such as liboqs, OpenSSL, or mlkem-native [15].

RISC-V is further behind. No ratified RISC-V crypto extension includes instructions for lattice math, and every acceleration effort found remains an academic proposal [17]. The proposals are serious designs. RISQ-V couples 29 custom instructions to the processor pipeline and shows up to 11.4x speedups on prototype hardware [17]. A fabricated test chip with a tightly integrated NTT accelerator improved end-to-end ML-KEM performance by up to 56.5 percent [18].

Others include the HORCRUX extension architecture [19], the VPQC vector processor [20], a programmable crypto-processor covering the NIST algorithms [21], and simulator studies of vector-extension speedups for

Classic McEliece [22]. All of them stop short of the step that would matter to products: adoption into a ratified extension [17].

2. Offload & Accelerators

Offload hardware takes cryptographic work off a server's main processor and runs it on a dedicated card or chip. The devices that terminate huge numbers of encrypted connections, such as load balancers and data-center network cards, need this the most. Post-quantum handshakes cost more compute than the ones they replace, so at millions of connections per second the math earns its own silicon. This section covers the accelerator cards, SmartNICs, and GPU libraries being adapted for the new algorithms.

Recent Developments

August brought hard performance numbers for dedicated cards, and a long-range pledge from Intel. Silicom's Accelerated Crypto Adapter, built on Eideticom's NoLoad technology, handles up to 450,000 hybrid post-quantum handshakes per second. The vendors equate that to offloading more than 85 processor cores [23]. Silicom quotes 1.8 million TLS handshakes per second for ML-KEM-768 on a related FPGA design [24]. Intel, for its part, has committed to full post-quantum compliance across new platforms by 2030 [25].

Current State

Most of the market handles post-quantum handshakes without any dedicated card at all. The big traffic-management vendors added them in plain software. F5's BIG-IP runs hybrid ML-KEM key exchange on its general compute, and F5 states that no hardware security module or dedicated crypto silicon is required [26].

Support has widened release by release. BIG-IP Next 20.3 carried a draft hybrid cipher [27], version 17.5 added both client and server sides [28], and the NIST-approved X25519 combination followed [29]. Version 21.1 added two more NIST-compliant cipher groups this May [30].

Citrix NetScaler supports hybrid key exchange on the front end [31]. A10 went one step further and enabled it by default on client-side connections through OpenSSL 3.5 [32].

Where dedicated hardware does appear, it comes in three forms. Market analysis describes FPGA, ASIC, and system-on-chip accelerators as the dominant product types [33]. Eideticom's accelerator card offloads signature generation and verification and plugs into OpenSSL and NGINX [34]. NVIDIA's cuPQC library, being folded into liboqs through a Linux Foundation partnership [33], runs ML-KEM up to 10x faster than CPUs. It reaches 3.16 million key generations per second for the smallest variant [35].

On the network side, BlueField data-processing units have carried post-quantum IPsec at 400 gigabits per second in demonstrations [36]. That capability comes from a third-party integration, Qrypt's gateway software, rather than anything NVIDIA-native [37]. Qrypt has extended the same gateway to the new 800-gigabit BlueField-4 [38], and AIC ships a FIPS-compliant server platform pairing BlueField-3 with Qrypt's encryption [39]. Bloombase integrates its storage encryption with Intel's Mount Evans network processor [40].

Intel's present-day contribution is narrower than its 2030 pledge suggests. The company says it began adding post-quantum capabilities in 2023 [25], but an independent evaluation found its QuickAssist accelerator a poor fit for hash-based signatures. Those schemes issue many small hash calls, where the accelerator only wins on large inputs [41].

Unresolved Conflicts

One real disagreement stands, over Intel's QuickAssist. Intel's own technical material shows its acceleration paths, the IPsec Multi-Buffer library and the Cryptography Primitives Library, speeding up classical algorithms rather than offloading the new ones in hardware [42]. Its demonstrated post-quantum gains come from AVX-512 instructions on Xeon CPUs, not from the QuickAssist accelerator [43][44].

Against that, NEXCOM markets an edge server that it says uses QuickAssist to accelerate post-quantum workloads [45]. A specification showing ML-KEM or ML-DSA offload running on QuickAssist hardware would settle the question. Nothing public does so today.

3. PQC Silicon IP Cores

Most chipmakers do not build cryptography from scratch. They license ready-made circuit designs, called IP cores, and drop them into their own processors, secure elements, and hardware security modules. A chip fixed in silicon cannot be patched the way software can, so chips being designed today must already include the new algorithms. This section covers the vendors selling those building blocks and the first finished chips that carry them.

Recent Developments

Validated post-quantum silicon stopped being theoretical this summer. Crypto4A's QASM module is described as the first quantum-safe HSM to pass FIPS 140-3 Level 3 validation, in August 2026 [46]. Thales launched Luna 8, new hardware with a custom cryptographic processor, now under the same FIPS and Common Criteria evaluations [47]. PQShield's PQCryptoLib-Core 3.5.1 passed NIST validation covering ML-KEM, ML-DSA, and the SHA-3 family in August [48]. PQSecure's crypto-agile framework passed NIST validation in June [49].

New chips and designs followed the validations. STMicroelectronics announced the ST54M, a mobile chip combining a post-quantum accelerator with NFC, a secure element, and an eSIM on a single die [50]. Rambus introduced the RT-648, an ARM-based embedded security module for automotive silicon [51]. PQSecure demonstrated its core running in QuickLogic's embedded FPGA fabric on Intel's 18A process, a trade study rather than a shipping chip [52][53].

One timeline moved the other way. SEALSQ's Common Criteria milestones slipped from March to September 2026, with the full post-quantum test report now expected in December [54].

Current State

Existing secure hardware mostly gains the algorithms through firmware, not replacement. Vendors of hardware security modules ship the algorithms as firmware updates, usually with hybrid classical-plus-post-quantum modes for cautious pilots [55]. Thales Luna firmware 7.9.0 brought validated ML-KEM and ML-DSA, with the LMS scheme supported from 7.8.9 [56]. Entrust's nShield 5 firmware carries algorithm validations for ML-DSA, ML-KEM, and SLH-DSA [57]. Eviden, Fortanix, and Futurex all report supporting the full NIST algorithm trio [58].

Two structural drags apply across the board. The FIPS validation queue adds roughly 12 to 18 months between an algorithm existing and a certified product carrying it [59]. And the updated TPM 2.0 specification now defines post-quantum identifiers, but deployed TPM chips are usually soldered down and only gain the algorithms if manufacturers ship firmware updates [59].

Four vendors sell the building blocks for new chips. Rambus offers the broadest stack. Its CryptoManager root-of-trust family has quantum-safe variants [60], and the QSE-IP-86 engine accelerates all three NIST algorithms with a dedicated lattice-math core [61]. The standalone Quantum Safe Engine has been on offer since 2023 [62], alongside an FPGA security suite with side-channel countermeasures [63] and pre-validated automotive HSM software built with ETAS [64]. The platform pitch throughout is agility: algorithm updates by firmware instead of silicon redesign [65].

Synopsys takes the same hybrid hardware-and-firmware approach in its Agile PQC public-key accelerators, which cover the NIST algorithms plus the hash-based XMSS and LMS schemes [66][67]. The accelerators handle signatures, key encapsulation, and key generation, with FIPS 140-3 support and optional side-channel countermeasures [68]. They sit inside a broader security portfolio positioned for chips designed ahead of the standards [69]. Its physical-unclonable-function key storage rests on symmetric cryptography and needs no post-quantum retrofit at all [70].

PQShield pairs certified software with silicon designs. Its embedded library fits the algorithms into under 5 kilobytes of RAM [71] and became an ST-authorized product for STM32 microcontrollers [72]. It also supports the PSA Certified crypto API [73] and gained software-level protections against power analysis and fault injection [74].

On the hardware side, PQShield has a silicon test chip carrying its platform IP [75], including an accelerator aimed at hash-based signatures [76]. The wider product line spans acceleration engines and full root-of-trust subsystems [77]. The company says customers including Microchip have its IP in silicon today, naming AMD, Lattice, and Mirise as further collaborations. No shipping part numbers are public, so that remains a vendor claim [78].

PQSecure, the smallest of the four, sells hardware cores proven across several FPGA vendors' fabrics [79] and partners on the NIST crypto-agility project [80].

In secure elements, vendor claims still outrun independent confirmation. SEALSQ's QS7001 implements ML-KEM and ML-DSA and passed entropy-source validation in May [81]. The company describes the part as shipping today and cites a pipeline of over 150 customers, figures that are self-reported and unverified [82].

Two cautions round out the picture. On a hardware datasheet, “quantum-safe” means the firmware can run the new algorithms inside the existing tamper-resistant boundary, not that the old hardware was quantum-vulnerable [83]. And migration guides tell buyers to confirm that a vendor’s post-quantum firmware is on the roadmap and covered by the existing maintenance contract [84].

About This Report

The Spaced Research Ledger is an automated system that gathers claims from live public sources, checks each one against its origin, and records every disagreement instead of merging it. Every stage runs on a different AI model, drawn from four to seven systems across competing labs, so no single model both finds a claim and judges it. The Spaced Research Ledger is designed and maintained by Ridley DiSiena.

Sources

1. Releases · open-quantum-safe/liboqs - <https://github.com/open-quantum-safe/liboqs/releases> - as of 2026-07-09
2. wolfCrypt Retires liboqs as Native Post-Quantum Support Expands - <https://www.wolfssl.com/wolfcrypt-retires-liboqs-as-native-post-quantum-support-expands/> - as of 2026-08-19
3. open-quantum-safe/liboqs 0.13.0 on GitHub - <https://newreleases.io/project/github/open-quantum-safe/liboqs/release/0.13.0>
4. PQCA announces release of liboqs version 0.14.0 from Open Quantum Safe project - <https://pqca.org/blog/2025/pqca-announces-release-of-liboqs-version-0-14-0-from-open-quantum-safe-project/> - as of 2025-08-21
5. ML-KEM | Open Quantum Safe - <https://openquantumsafe.org/liboqs/algorithms/kem/ml-kem.html>
6. liboqs: Options for configuring liboqs builds - <https://openquantumsafe.org/liboqs/api/doxygen/options-for-configuring-liboqs-builds.html>
7. Options for configuring liboqs builds | liboqs - <https://open-quantum-safe.github.io/liboqs/CONFIGURE.html>
8. GitHub - open-quantum-safe/liboqs - <https://github.com/open-quantum-safe/liboqs>
9. Post-Quantum Cryptography: Accelerating Open Quantum Safe Library with Intel® AVX-512 Keccak 1600 Implementation - <https://www.intel.com/content/www/us/en/content-details/868835/post-quantum-cryptography-accelerating-open-quantum-safe-library-with-intel-avx-512-keccak-1600-implementation.html> - as of 2025-10-27
10. Faster Post-Quantum TLS 1.3 Based on ML-KEM: Implementation and Assessment - <https://arxiv.org/pdf/2404.13544>
11. ML-KEM: fix AVX2 assembly by SparkiDev · Pull Request #10430 · wolfSSL/wolfssl - <https://github.com/wolfSSL/wolfssl/pull/10430>
12. Enabling Microarchitectural Agility: Taking ML-KEM & ML-DSA - <https://eprint.iacr.org/2025/366.pdf>
13. Optimized Software Implementations Using NEON-Based Instructions - <https://csrc.nist.gov/CSRC/media/Events/third-pqc-standardization-conference/documents/accepted-papers/nguyen-optimized-software-gmu-pqc2021.pdf>

14. Vectorized SVE2 Optimization of the Post-Quantum Signature ML-DSA on ARMv9-A Architecture - <https://eprint.iacr.org/2025/2208.pdf>
15. Optimized Implementation of ML-KEM on ARMv9-A with SVE2 and SME - <https://eprint.iacr.org/2026/093> - as of 2026-08-15
16. Vectorized SVE2 Optimization of the Post-Quantum Signature ML-DSA on ARMv9-A Architecture - <https://eprint.iacr.org/2025/2208> - as of 2025-12-08
17. RISQ-V: Tightly Coupled RISC-V Accelerators for Post-Quantum Cryptography - <https://eprint.iacr.org/2020/446.pdf> - as of 2026-08-15
18. A RISC-V Post Quantum Cryptography Instruction Set Extension for Number Theoretic Transform to speed-up CRYSTALS Algorithms - https://www.researchgate.net/publication/356010586_A_RISC-V_Post_Quantum_Cryptography_Instruction_Set_Extension_for_Number_Theoretic_Transform_to_speed-up_CRYSTALS_Algorithms
19. HORCRUX: A Complete PQC RISC-V eXtension Architecture - <https://arxiv.org/pdf/2607.13939> - as of 2026-07-15
20. Enhancing RISC-V Vector Extension for Efficient Application of Post-Quantum Cryptography - https://www.researchgate.net/publication/374403803_Enhancing_RISC-V_Vector_Extension_for_Efficient_Application_of_Post-Quantum_Cryptography
21. A Programmable Crypto-Processor for National Institute of Standards and Technology Post-Quantum Cryptography Standardization Based on the RISC-V Architecture - <https://www.mdpi.com/1424-8220/23/23/9408>
22. Exploring the RISC-V Vector Extension for the Classic McEliece Post-Quantum Cryptosystem - <https://ieeexplore.ieee.org/document/9424273/>
23. Silicom Accelerated Crypto Adapter with NoLoad® : PQC Ready Cryptographic Acceleration - Eideticom - <https://www.eideticom.com/blog/silicom-accelerated-crypto-adapter-with-noload-r-pqc-ready-cryptographic-acceleration> - as of 2026-08-26
24. Post-Quantum Crypto Acceleration - <https://www.silicom-usa.com/silicoms-post-quantum-crypto-acceleration/> - as of 2026-08-14
25. Securing the Future: Post-Quantum Cryptography Security Readiness - <https://www.intel.com/content/www/us/en/security/post-quantum-cryptography-readiness.html> - as of 2026-08-12
26. Future-Proofing Your Network: Enabling Quantum Ciphers on F5 BIG-IP TMOS 17.5.1 | DevCentral - <https://community.f5.com/kb/technicalarticles/future-proofing-your-network-enabling-quantum-ciphers-on-f5-big-ip-tmos-17-5-1/342586> - as of 2025-08-28
27. Enabling Post-Quantum Cryptography in BIG-IP Next - <https://my.f5.com/manage/s/article/K000148294> - as of 2024-10-31
28. Post-Quantum Cryptography: Building Resilience Against Tomorrow's Threats | DevCentral - <https://community.f5.com/kb/technicalarticles/post-quantum-cryptography-building-resilience-against-tomorrow%E2%80%99s-threats/341048>
29. Integrating PQC on the client-side - MyF5 | Support - <https://techdocs.f5.com/en-us/big-ip-system-ssl-administration-ditapmap/integrating-PQC-on-the-client-side.html>

30. F5 BIG-IP v21.1 is now generally available, bringing PQC and AI security enhancements | F5 - <https://www.f5.com/company/blog/f5-big-ip-v21-1-is-now-generally-available-bringing-pqc-and-ai-security-enhancements> - as of 2026-05-06
31. Support for Hybrid Post-Quantum Cryptography on the front end - <https://docs.netScaler.com/en-us/citrix-adc/current-release/ssl/hybrid-pqc.html> - as of 2025-09-27
32. Post-quantum Cryptography Comes to A10 SSL/TLS Data Plane - <https://www.a10networks.com/blog/post-quantum-cryptography-comes-to-a10-ssl-tls-data-plane/> - as of 2026-05-07
33. Post-Quantum Transport Layer Security (TLS) Hardware Accelerator Global Market Report 2026 - <https://www.giiresearch.com/report/tbrc1982723-post-quantum-transport-layer-security-tls-hardware.html> - as of 2025-01-01
34. TLS Acceleration for Post Quantum Cryptography - Eideticom - <https://www.eideticom.com/blog/tls-acceleration-for-post-quantum-cryptography>
35. QORE : Quantum Secure 5G/B5G Core - <https://arxiv.org/pdf/2510.19982>
36. QRoNS: Quantum Resilience over IPsec Tunnels for Network Slicing - <https://www.mdpi.com/2079-9292/14/21/4234>
37. Qrypt to Provide Quantum Secure Encryption for NVIDIA BlueField-3 DPUs - Qrypt - <https://www.qrypt.com/resources/qrypt-to-provide-quantum-secure-encryption-for-nvidia-bluefield-3-dpus/> - as of 2024-03-15
38. Qrypt Extends Quantum-Secure Gateway for AI Workloads with NVIDIA BlueField-4 DPUs - <https://www.businesswire.com/news/home/20251028020837/en/Qrypt-Extends-Quantum-Secure-Gateway-for-AI-Workloads-with-NVIDIA-BlueField-4-DPUs> - as of 2025-10-28
39. AIC Launches FIPS-Compliant Security Platform Powered by NVIDIA BlueField-3 DPU and Qrypt Quantum Encryption - <https://www.prnewswire.com/news-releases/aic-launches-fips-compliant-security-platform-powered-by-nvidia-bluefield-3-dpu-and-qrypt-quantum-encryption-302162939.html> - as of 2024-06-04
40. Bloombase StoreSafe and @Intel Mount Evans IPU - <https://www.youtube.com/watch?v=cllzQpA9xUE> - as of 2024-11-07
41. Evaluating Intel QAT for Hash-Based Post-Quantum Signature Schemes – Among Bytes - <https://amongbytes.com/posts/20251129-qat-intro/20251129-qat-intro.html> - as of 2025-11-29
42. Accelerate Post-Quantum Cryptography with Intel Crypto Technologies - <https://builders.intel.com/docs/networkbuilders/accelerate-post-quantum-cryptography-with-intel-crypto-technologies-1759835295.pdf>
43. Accelerate Post-Quantum Cryptography with Intel Crypto Technologies - <https://www.intel.com/content/www/us/en/content-details/866282/accelerate-post-quantum-cryptography-with-intel-crypto-technologies.html>
44. Post-Quantum Cryptography: Defending Against Future Adversaries with NIST Standards - <https://www.intel.com/content/www/us/en/research/news/post-quantum-cryptography.html>
45. NEXCOM Delivers Optimized Edge Security for Post-Quantum Workloads - <https://www.nexcom.com/news/Detail/nexcom-delivers-optimized-edge-security-for-post-quantum-workloads> - as of 2026-05-06

46. Crypto4A Achieves World-First FIPS 140-3 Level 3 Validation for Quantum-Safe HSM Module - <https://quantumcomputingreport.com/crypto4a-achieves-world-first-fips-140-3-level-3-validation-for-quantum-safe-hsm-module/> - as of 2026-08-20
47. Thales launches Luna 8 hardware security module in India, targeting post-quantum cryptography readiness - <https://www.91mobiles.com/updates/thales-launches-luna-8-hardware-security-module-in-india/> - as of 2026-08-22
48. PQCryptoLib-Core 3.5.1 NIST CAVP certification announcement - <https://x.com/PqShield/status/2087201094891864174> - as of 2026-08-11
49. Latest News – PQSecure Technologies - <https://pqsecurity.com/latest-news/> - as of 2026-06-02
50. STMicroelectronics Unveils a Quantum-Resistant Mobile Security Chip - <https://www.techtimes.com/articles/319125/20260626/stmicroelectronics-unveils-quantum-resistant-mobile-security-chip.htm> - as of 2026-06-26
51. Rambus Introduces RT-648: Bringing Arm-Based Root of Trust into the Automotive CSS Ecosystem - Rambus - <https://www.rambus.com/blogs/rambus-introduces-rt-648-bringing-arm-based-root-of-trust-into-the-automotive-css-ecosystem/> - as of 2026-06-17
52. QuickLogic and PQSecure Enable Reprogrammable Post-Quantum Cryptography for SoCs - <https://www.prnewswire.com/news-releases/quicklogic-and-pqsecure-enable-reprogrammable-post-quantum-cryptography-for-socs-302827173.html> - as of 2026-07-16
53. PQSecure and QuickLogic Demonstrate Reprogrammable Post-Quantum Security for Next-Generation SoCs - <https://www.design-reuse.com/news/202530905-pqsecure-and-quicklogic-demonstrate-reprogrammable-post-quantum-security-for-next-generation-socs/> - as of 2026-07-30
54. SEALSQ updates post-quantum chip certification plans | LAES SEC Filing - <https://www.stocktitan.net/sec-filings/LAES/6-k-sealsq-corp-current-report-foreign-issuer-75088fd6327b.html> - as of 2026-08-14
55. Hardware Security Modules for Post-Quantum Cryptography - <https://www.ampcuscyber.com/knowledge-hub/what-is-hardware-security-module/>
56. Post Quantum Algorithms - Thales Docs - https://thalesdocs.com/gphsm/luna/7/docs/network/Content/sdk/extensions/pqc/post_quantum_algorithms.htm - as of 2026-07-17
57. Are Your HSMs PQC-Ready? - <https://www.encryptionconsulting.com/are-your-hsms-pqc-ready/> - as of 2026-06-24
58. PQC Capabilities Matrix (PQCCM) | PKI Consortium - <https://pkic.org/wg/pqc/pqccm/>
59. Securing Cryptography in the Age of Quantum Computing and AI: Threats, Implementations, and Strategic Response - <https://arxiv.org/pdf/2603.06969>
60. CryptoManager RT-6xx Root of Trust | Security IP - Rambus - <https://www.rambus.com/security/root-of-trust/rt-6xx/> - as of 2025-03-10
61. QSE-IP-86 Quantum Safe Engine | Security IP - Rambus - <https://www.rambus.com/security/quantum-safe-cryptography/qse-ip-86/>
62. Rambus Protects Data Center Infrastructure with Quantum Safe Engine IP - <https://www.businesswire.com/news/home/20231204051092/en/Rambus-Protects-Data-Center-Infrastructure-with-Quantum-Safe-Engine-IP> - as of 2023-12-04

63. Rambus boosts FPGA security with post quantum IP - <https://www.eenewseurope.com/en/rambus-boosts-fpga-security-with-post-quantum-ip/> - as of 2023-08-22
64. CryptoManager RT-7xx Embedded HSM | Security IP - Rambus - <https://www.rambus.com/security/root-of-trust/rt-7xx/>
65. The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era - Rambus - <https://www.rambus.com/blogs/the-post-quantum-cryptography-mandate-building-cryptographically-agile-systems-for-the-quantum-era/>
66. What is Post-Quantum Cryptography (PQC)? - How it Works | Synopsys - <https://www.synopsys.com/glossary/what-is-post-quantum-cryptography.html>
67. Agile PQC Public Key Accelerators | Synopsys - <https://www.synopsys.com/designware-ip/security-ip/cryptography-ip/public-key-accelerators/agile-pqc-pka.html>
68. Post Quantum Cryptography: Algorithms & Security | Synopsys Blog - <https://www.synopsys.com/blogs/chip-design/post-quantum-cryptography-algorithms-security.html>
69. How Post-Quantum Cryptography Impacts SoC Design | Synopsys Blog - <https://www.synopsys.com/blogs/chip-design/post-quantum-cryptography-in-soc-design.html>
70. Security IP | Cryptography | PUF - <https://www.synopsys.com/designware-ip/security-ip/cryptography-ip/puf/post-quantum-secure-puf.html>
71. PQMicroLib-Core | PQShield - <https://pqshield.com/products/pqm-cor/> - as of 2026-03-10
72. PQShield becomes ST Authorized Partner | PQShield - <https://pqshield.com/pqshield-becomes-st-authorized-partner/> - as of 2026-02-23
73. PQMicroLib-Core now supports PSA Certified Crypto API | PQShield - <https://pqshield.com/pqmicrolib-core-now-supports-psa-certified-crypto-api/> - as of 2026-03-13
74. PQShield Releases 5KB RAM Post-Quantum Cryptography Implementation - Quantum Computing Report - <https://quantumcomputingreport.com/pqshield-launches-ultra-compact-pqc-implementation-for-embedded-systems/> - as of 2026-03-10
75. PQShield builds NIST-ready PQC in silicon | PQShield - <https://pqshield.com/pqshield-builds-nist-ready-pqc-in-silicon/> - as of 2024-09-04
76. PQShield Launches First Post-Quantum Cryptography Silicon Test Chip for NIST Compliance - <https://thequantuminsider.com/2024/09/04/pqshield-launches-first-post-quantum-cryptography-silicon-test-chip-for-nist-compliance/> - as of 2024-09-04
77. Quantum resistant encryption | PQShield - <https://pqshield.com/quantum-resistant-encryption/>
78. PQShield: at the heart of the PQC conversation | PQShield - <https://pqshield.com/pqshield-at-the-heart-of-the-pqc-conversation/>
79. PQSecure™ - Hardware - PQSecure Technologies - <https://pqsecurity.com/pqsecure-hardware/>
80. PQSecure Technologies - <https://pqsecurity.com/>
81. SEALSQ's QS7001 Post-Quantum Secure Element Achieves NIST SP 800-90B Entropy Source Validation - <https://isp.netscape.com/tech/story/0022/20260528/9728139.htm> - as of 2026-05-28
82. SEALSQ's QS7001 Post-Quantum Secure Element Aligned with New ANSSI Post Quantum Mandate - <https://www.sealsq.com/investors/news-releases/sealsqs-qs7001-post-quantum-secure-element-aligned-with-new-anssi-post-quantum-mandate>

83. Are Quantum-Safe HSMs Essential for PQC Certificate Security? | Encryption Consulting - <https://www.encryptionconsulting.com/pqc-cert-with-quantum-safe-hsm/>
84. Post-Quantum Cryptography (PQC) Guide | Evertrust - <https://evertrust.io/guide/pqc/>