

## American International University- Bangladesh (AIUB) Faculty of Engineering (EEE)

Marks obtained:

Course Name:	Digital Logic Circuits	Course Code:	EEE 3101
Semester:	Summer 22-23	Sec:	
Faculty:		Term:	Final
Marks:	30	Assignment Name :	OBE Assignment

CO Number	CO2	POI Nun	Number P.a.3.C3 Kn		Knowledge Profile:		K3	
<b>Student Name:</b>				Student I	D:		Sl. No:	
<b>Submission Dat</b>	e:			Departme	ent:			

## **Instructions Related to Use Variables:**

Direction: The numbers NOISE are the middle five digits of your ID (XX-NOISE-SX (In case the last two letters of your ID is 00, use 42 instead.)

N	0	I	S	E

CO2	Develop a system in context of Digital logic circuits with 555 timer and transistors for conflicting requirements of complex engineering problem.	3	P1, P2 P6		P.a.3.C3	FS.1	OBE Assignment (Final Term)
-----	---	---	-----------------	--	----------	------	--------------------------------------

Recently you had an appointment for passport form submission in Agargaon. In the passport office's biometric acquiring chamber, only 4 people are allowed in a queue while maintaining a three feet distance between them. There is a yellow line in front of the chamber to mark it as a no crossing. If more than 2 people cross the line at the same time an alarm goes off. Each awaiting applicant has one digital token with a sensor to detect their presence in the chamber.

## Your task is to:

- i. Outline the necessary steps in correct sequence of the standard procedure to design a digital system for alarm circuit and design the system. Also show the outlined steps, which will trigger the alarm and implement the system with CMOS logic.
- ii. The human audible ranges from 20Hz 20kHz. However, any sound below 250Hz is disturbingly low pitched and any sound above 4500Hz is disturbingly high pitched. Design the alarm timer circuit with a frequency of P5 Hz and a duty cycle of Q% [where P= N+O+I+S+E and Q = 100 P]. However, if P5 Hz is not within soothing is hearing limits, take frequency, f =400Hz. Choose the capacitor value from the given list based on the suitability of your requirements. (C = 50uF/250uF/470uF)
- iii. State the limitations of this developed system and explain the effect of increasing the frequency above 4500Hz.

## **Marking Rubrics:**

	Assassment	Evaluation Criteria					
CP	Assessment Criteria	Poor	Average	Good	Excellent	Marks	
P1	Outline of the standard procedure of digital system design	More than three steps are incorrect or missing and not in correct sequence	[3-4] One or Two steps of the standard procedure is missing with a one or two steps not in sequence.	[5-6] All the steps of the procedure have been identified with one or two steps not in correct sequence	All the steps of the procedure have been identified and in correct sequence		
	Digital Triggering Circuit Design.	Design flow has major errors and transistor level design has major flaws.	Design Flow has major error with error carried forward to transistor level design	Design Flow has minor error with error carried forward to transistor level design	Accurate Design Flow with transistor level design having no or minor errors		
P2, P6	Alarm/ Buzzer Design	flaws which does not comply with the conflicting requirements with major with major flaws which does not comply with the conflicting requirements but with minor with major		major calculation	The alarm design is correct and comply to the requirements with no or minor calculation errors.		
	Limitation	Most of the limitations are irrelevant	Some of the limitations have been addressed	Addressed most of the major limitations	All are correct  Marks Obtained		