

**American International University- Bangladesh**

**Department of Electrical and Electronic Engineering**

EEE3102: Digital Logic & Circuits Laboratory

# Title: Deriving logic equations and truth table from a given statement or expression and construction of combinational circuits

**Abstract:**

This experiment is designed to-

1. Help students implement the logic circuits derived from a given statement in the breadboard using gate ICs and observe whether the output verifies the truth table of the given logic statement or not.
2. Perform relevant theoretical work by deriving the logic circuit and truth table from the given logic equation/statement and get familiarized with Boolean algebra and De Morgan’s law.
3. Simplify the logic expressions with K-Map and verify accuracy by breadboard implementation.

**Introduction:**

From any given logic statement, it is possible to construct a digital logic circuit. The first step in this process is to construct a truth table and then determine a standard SOP (sum of products) or POS (product of sums). At the same time, it is also possible to derive a logic expression from a given combinational circuit diagram by observing the individual logic operations performed in the circuit and matching them with their corresponding logic gates. Expressions are simplified using Boolean algebra and De Morgan's law or K-Map to reduce the number of gates used. Then the circuit is implemented in the breadboard using gate ICs and observed whether the output verifies the truth table of the given statement.

This experiment shows the students a practical verification of deriving logic equations and truth.

table from combinational circuits. Knowing how to derive logic equations and truth table from


combinational circuits help a person with detecting the output logic expressions from any.

unknown logic circuit.

**Theory and Methodology:**

Combinational circuits are built with logic gates and other components. It does not include any values to be taken from a previous state of the circuit. Designing such a combinational digital system requires use of one of the following methods:

* 1. If a problem statement is given, the following steps will help design the system.





Look for the problem statement ssssssssssssssssssstatement.

Find the input(s) and output(s) of the

system and relate the input(s) with the output(s)

Develop a truth table for your system using the input and output relationship that you have established.



From your truth table, generate a



standard output expression

Reduce/simplify the output expression.

using Boolean algebra or K-Map

Implement the circuit using the simplified Boolean expression.

* 1. Or if an expression is given, the following steps will help in designing the system.





If the provided expression is not

standard, make it standard.

After standardization, create a truth-

table.



Use the truth-table to develop a K-

MAP

Use proper grouping in K-MAP in

determining the output expression.

Use the reduced expression for combinational circuit design.

Some useful definitions related to these procedures are given below:

**Boolean algebra:** In Boolean algebra, a variable is a symbol used to represent an action, a condition, or data. A single variable can only have a value of 1 or 0.

1. **Variable:** A symbol used to represent a logical quantity that can have a value of 1 or 0, usually designated by an italic letter.
2. **Complement:** The inverse or opposite of a number. In Boolean algebra, the inverse function, expressed with a bar over the variable.
3. **Sum term:** The Boolean sum of two or more literals equivalent to an OR operation
4. **Product term:** The Boolean product of two or more literals equivalent to an AND operation.

# Sum of Products (SOP):

When two or more product terms are summed by Boolean addition, the resulting expression is a sum of product. Ex.

Implementing an SOP expression simply requires ORing the outputs of two or more AND gates. A product term is produced by an AND operation, and the sum (addition) of two or more product terms is produced by an OR operation. Therefore, an SOP expression can be implemented by AND-OR logic in which the outputs of a number (equal to the number of product terms in the expression) of AND gates connect to the inputs of an OR gate.

A standard SOP expression is one in which all the variables in the domain appear in each product term. Ex.

Standard SOP expressions are important in constructing truth-tables and in Karnaugh map simplification method.

The SOP expression is equal to 1 only if one or more of the product terms in the expression is equal to 1.

# 6.Product of Sums (POS):

When two or more sum terms are multiplied, the resulting expression is a product of sums (POS). Ex.

Implementing a POS expression simply requires ANDing the outputs of two or more OR gates. A sum term is produced by an OR operation, and the product of two or more sum terms is produced by an AND operation. Therefore, a POS expression can be implemented by logic in which the outputs of a number (equal to the number of sum terms in the expression) of OR gates connect to the inputs of an AND gate.

A standard POS expression is one in which all the variables in the domain appear in each sum term in the expression. Ex.

A POS expression is equal to 0 only if one or more of the sum terms in the expression is equal to 0.

# 7.Karnaugh Map:


A Karnaugh map provides a systematic method for simplifying Boolean expressions and, if properly used, will produce the simplest SOP or POS expression possible le, known as the minimum expression.

A Karnaugh map is similar to a truth table because it presents all of the possible values of input variables and the resulting output of each valued. Instead of being organized into columns and rows like truth table, the Karnaugh map is an array of cells in which each cell presents binary value of the input variables. The cells are arranged in a way so that the simplification of a given expression is simply a matter of properly grouping the cells. Karnaugh maps can be used for expressions with two, three, four and five variables. The number of cells in a Karnaugh map is

equal to the total number of possible input variable combinations as is the number of rows in a truth table.

**Problem1.** A Building has 4 floors which share the same water tank for water supply. To start the motor, each floor has a designated switch- Ground Floor with switch A, 1st Floor with switch B, 2nd Floor with switch C and 3rd Floor with switch D. The motor starts if someone presses the switch from the 3rd floor or from both ground and 2nd floor or from 1st and 2nd floor. Your job

is to design the system.

 **Truth Table:**

**SOP Equation:**

Y = A B C D + A B CD + A B C D + A BC D + A BCD + A B CD + AB C D + A B CD

+ AB C D + ABCD + ABCD

**POS Equation:**

Y = (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B+ C + D)

**SOP expression minimize state:**

Y = D + BC + AC = D + C (A + B)

**K-MAP:**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **CD**  **AB** | **00** | **01** | **11** | **10** |
| **00** |  | 1 | 1 |  |
| **01** |  | 1 | 1 | 1 |
| **11** |  | 1 | 1 | 1 |
| **10** |  | 1 | 1 | 1 |

So, the K-Map it is seen that there could be three combinations of high inputs. From those

combinations the expressions are:

**Output Expression:** Y = D + AC + B

= D + C (A+B)

**Problem2.** For the expression ***(AB+AC)’+ A’B’C,*** find the truth-table and the logic gate

diagram, reduced expression using K-MAP.

Y= (AB + AC)’+A’B’C

=A’B’. A’C’+ A’B’C

=(A’+B’) (A’+C’) +A’B’C

=A’A’+A’C’+A’B’+B’C’+A’B’C

=A’(B+B’) (C+C’) +A’(B+B’) C+A’B’(C+C’) +(A+A’) B’C’+A’B’C

=A’BC+A’BC’+A’B’C+A’B’C’+A’BC’+A’B’C’+A’B’C+A’B’C’+AB’C’+A’B’C’+A’B’C

=A’BC+A’BC’+A’B’C+A’B’C’+AB’C’

=A’+B’C’

**The truth table:**

|  |  |  |  |
| --- | --- | --- | --- |
| **A** | **B** | **C** | **Y** |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

**K-MAP:**

|  |  |  |
| --- | --- | --- |
| **C**  **AB** | **0** | **1** |
| **00** | 1 | 1 |
| **01** | 1 | 1 |
| **11** |  |  |
| **10** | 1 |  |

**Output Expression:** Y = A’ + B’C’

**Apparatus:**

1. Digital trainer board 2. IC 7432:1 pcs

3. IC 7408:1 pcs

4. IC 7404:2 pcs

5. IC 7402:1 pcs

6. IC 7400:1 pcs

7. IC 7486:1 pcs

8. Connecting wires

**Precaution:** The IC contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any

voltage higher than maximum rated voltages. For proper operation, Vin and Vout should be

constrained to the range GND to VCC. Connect the ICs according to their pin configuration carefully and use connecting the wires with the ICs to make sure that they are firmly connected. Check whether all the data switches and output showing LEDs are working.

# Experimental Procedure:

**Problem1:**

1. Draw a truth table to represent the output Y.
2. Use the truth table outputs to form standard SOP and POS expressions.
3. Minimize the SOP expression using Boolean algebra and K-Map. Perform hardware implementation of the circuit and compare with your truth table output.

# Problem2:

1. Draw a step-by-step truth table to represent the outputs at each gate (1-6) and then the final

output at Y.

b) Use output Y to form standard SOP expression.

c) Minimize the SOP expression using Boolean algebra and K-Map. Perform hardware

implementation of the circuit and compare with your truth table output.

# Simulation and Measurement:

|  |  |
| --- | --- |
| **EXPERIMENTAL DATA** | **SIMULATED DATA** |
| **Fig.1(Problem 1) A=0, B=0, C=0, D=0, Y=0** | **Fig.1(Problem 1) A=0, B=0, C=0, D=0, Y=0** |
| **Fig.2(Problem 1) A=0, B=0, C=0, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.2(Problem 1) A=0, B=0, C=0, D=1, Y=1** |
| **A circuit board with wires and switches  Description automatically generated**  **Fig.3(Problem 1) A=0, B=0, C=1, D=0, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.3(Problem 1) A=0, B=0, C=1, D=0, Y=0** |
| **A close up of a circuit board  Description automatically generated**  **Fig.4(Problem 1) A=0, B=0, C=1, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.4(Problem 1) A=0, B=0, C=1, D=1, Y=1** |

|  |  |
| --- | --- |
| **EXPERIMENTAL DATA** | **SIMULATED DATA** |
| **Fig.5(Problem 1) A=0, B=1, C=0, D=0, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.5(Problem 1) A=0, B=1, C=0, D=0, Y=0** |
| **Fig.6(Problem 1) A=0, B=1, C=0, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.6(Problem 1) A=0, B=1, C=0, D=1, Y=1** |
| **A close-up of a circuit board  Description automatically generated**  **Fig.7(Problem 1) A=0, B=1, C=1, D=0, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.7(Problem 1) A=0, B=1, C=1, D=0, Y=1** |
| **A circuit board with wires and switches  Description automatically generated**  **Fig.8(Problem 1) A=0, B=1, C=1, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.8(Problem 1) A=0, B=1, C=1, D=1, Y=1** |

|  |  |
| --- | --- |
| **EXPERIMENTAL DATA** | **SIMULATED DATA** |
| **A electronic device with wires and switches  Description automatically generated**  **Fig.9(Problem 1) A=1, B=0, C=0, D=0, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.9(Problem 1) A=1, B=0, C=0, D=0, Y=0** |
| **Fig.10(Problem 1) A=1, B=0, C=0, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.10(Problem 1) A=1, B=0, C=0, D=1, Y=1** |
| **Fig.11(Problem 1) A=1, B=0, C=1, D=0, Y=1** | **Fig.11(Problem 1) A=1, B=0, C=1, D=0, Y=1** |
| **Fig.12(Problem 1) A=1, B=0, C=1, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.12(Problem 1) A=1, B=0, C=1, D=1, Y=1** |

|  |  |
| --- | --- |
| **EXPERIMENTAL DATA** | **SIMULATED DATA** |
| **A white electronic device with many wires  Description automatically generated**  **Fig.13(Problem 1) A=1, B=1, C=0, D=0, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.13(Problem 1) A=1, B=1, C=0, D=0, Y=0** |
| **Fig.14(Problem 1) A=1, B=1, C=0, D=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.14(Problem 1) A=1, B=1, C=0, D=1, Y=1** |
| **Fig.15(Problem 1) A=1, B=1, C=1, D=0, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.15(Problem 1) A=1, B=1, C=1, D=0, Y=1** |
| **A circuit board with wires and switches  Description automatically generated**  **Fig.16(Problem 1) A=1, B=1, C=1, D=1, Y=1** | **Fig.16(Problem 1) A=1, B=1, C=1, D=1, Y=1** |

|  |  |
| --- | --- |
| **EXPERIMENTAL DATA** | **SIMULATED DATA** |
| **Fig.1(Problem 2) A=0, B=0, C=0, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.1(Problem 2) A=0, B=0, C=0, Y=1** |
| **A electronic device with wires and switches  Description automatically generated**  **Fig.2(Problem 2) A=0, B=0, C=1, Y=1** | **Fig.2(Problem 2) A=0, B=0, C=1, Y=1** |
| **A circuit board with wires and lights  Description automatically generated**  **Fig.3(Problem 2) A=0, B=1, C=0, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.3(Problem 2) A=0, B=1, C=0, Y=1** |
| **A circuit board with wires and switches  Description automatically generated**  **Fig.4(Problem 2) A=0, B=1, C=1, Y=1** | **A diagram of a circuit  Description automatically generated**  **Fig.4(Problem 2) A=0, B=1, C=1, Y=1** |

|  |  |
| --- | --- |
| **EXPERIMENTAL DATA** | **SIMULATED DATA** |
| **A circuit board with wires and switches  Description automatically generated**  **Fig.5(Problem 2) A=1, B=0, C=0, Y=1** | **Fig.5(Problem 2) A=1, B=0, C=0, Y=1** |
| **A electronic device with wires and switches  Description automatically generated**  **Fig.6(Problem 2) A=1, B=0, C=1, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.6(Problem 2) A=1, B=0, C=1, Y=0** |
| **A electronic device with wires and switches  Description automatically generated**  **Fig.7(Problem 2) A=1, B=1, C=0, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.7(Problem 2) A=1, B=1, C=0, Y=0** |
| **A circuit board with wires and lights  Description automatically generated**  **Fig.8(Problem 2) A=1, B=1, C=1, Y=0** | **A diagram of a circuit  Description automatically generated**  **Fig.8(Problem 2) A=1, B=1, C=1, Y=0** |

# Results and Discussion:

In the experiment derived equation was simplified and implemented on a trainer board using ICs which contained necessary gates. ICs and pins were properly connected, and gates were properly biased. Power was provided to the circuit and inputs were given by providing power to the input pins of the gate. Inputs were given according to the corresponding truth table and output was observed and compared.

The output of the circuit exactly matched the output of the derived truth table and matched the given statement. So, the derived equation and truth tables were valid, and the simplified equation was correct.

# Report Questions:

1. Construct the derived equations (i) and (ii), using Universal gates (both NAND and NOR).

**Problem(i):**




Figure: NAND GATE

A diagram of a computer circuit

Description automatically generated

Figure: NOR GATE

**Problem(ii):**

A diagram of a circuit

Description automatically generated

Figure: NAND GATE

A diagram of a computer

Description automatically generated

Figure: NOR GATE

1. Develop the truth table for a certain three-input logic circuit with the output expression. Y=ABC+(AB)’C+A’BC+AB’C+A(B’+C).

Answer: The expressions can be simplified as:

Y=ABC+(AB)’C+A’BC+AB’C+A(B’+C)

= ABC + (A’+B’) C+ A’BC+ AB’C+AB’+AC

= ABC + A’C + B’C + A’BC+ AB’C+AB’+AC

= ABC+ A’BC + A’C+ AC+B’C+ AB’C+ AB’

= BC (A+A’) + C (A’+A) + B’C(1+A) + AB’

= BC.1+ C.1+B’C.1+ AB’

= BC+C+B’C+AB’


= C(B+1) + B’C+AB’

= C.1+ B’C+AB’

= C(1+B’) + AB’

= C+ AB’

truth table is attached together with the simulation here:

****


1. Implement the following logic expressions with logic gates Y=ABC+AB+AC

Answer: Y = ABC+AB+AC

= AB(C+1) + AC

= AB.1+AC

= A.(B+C)

****

# References:

1. Thomas L. Floyd, “Digital Fundamentals”, available Edition, Prentice Hall International Inc.
2. www.tutorialspoint.com
3. www.electronics-tutorials.ws
4. faculty.kfupm.edu.sa
5. “Digital Fundamentals” by Thomas L. Floyd