

## AMERICAN INTERNATIONAL UNIVERSITY – BANGLADESH (AIUB)

# **Faculty of Engineering**

### **Department of Electrical and Electronic Engineering**

Course Name: EEE4103 Microprocessor and Embedded Systems

Semester: Fall 2023-24 Term: Final Quiz: 03F Total Marks: 10 Time: 20 Minutes

**Ouestion Mapping with Course Outcomes:** 

Item	COs	POIs	K	P	A	Marks	<b>Obtained Marks</b>
Q1	CO1	P.a.4.C.3	<b>K4</b>			5	
Q2	CO1	P.a.4.C.3	K4			5	
			10				

### **Student Information:**

Student Name:	Solve Sheet	Section:	O		
Student ID #:	Solve Sheet	Date:	04.12.2023	Department:	


1. Design a 3-bit shifter for the four shifting operations listed in the following Table:

**[5]** 

Binary		The function of selection variables											
Code	A	В	D	F with $C_{in} = 0$	F with $C_{in} = 1$	H							
0 0	Input Data	Input Data	None	A	A+1	Shift Left with I <sub>L</sub> =0							
0 1	R1	R1	R1	A+B	A+B+1	Shift Right with I <sub>R</sub> =0							
10	R2	R2	R2	A+B'	A+B'+1	1's to the output Bus							
11	R3	R3	R3	A-1	A	0's to the output Bus							


#### **Answer:**

The designed shifter is given below:



2. Determine the outputs of the register after completing the operation of the following figure based on the [5] data of the register file. Determine the condition bit values for C and Z.

Register	Contents											
R0	1	0	1	1	1	1	0	1				
R1	1	0	0	1	0	1	0	1				
R2	0	1	0	1	0	1	1	0				
R3	0	0	1	0	1	1	0	1				
R4	0	1	0	0	0	0	1	0				
R5	0	1	0	0	1	0	0	1				
R6	1	0	0	1	0	0	0	1				
R7	0	1	0	0	0	0	0	1				



#### **Answer:**

The control word is as follows based on the data available in the above figure:

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16																			
	A		В			D		D		D		D		D		D		D		D		D		D		F		F		F C <sub>in</sub>		Н		
S	ource	1	So	ource	2	De	stinat	tion Function		n	Carry Shi		Shift																					
1	0	1	1	0	0	0	1	1	1	0	0	1	0	0	0																			
	R5			R4 I		R3		R5 OR R4		R5 OR R4 X		No Shift		ft																				

Now, from the function table below, we find that this diagram will do the logical operation, OR between the R5 and R4 register and store it into the R3 register, i.e. the microoperation is R3  $\leftarrow$  R5 OR R4.

TABLE 9-8 Functions of control variables for the processor of Fig. 9-16

			Function of selection variables										
	Bina code	-	А	В	D	$F$ with $C_{in} = 0$	$F$ with $C_{in} = 1$	Н					
	0 0 1 1 0	0 1 0 1 0	Input data RI R2 R3 R4 R5 R6	Input data R1 R2 R3 R4 R5 R6	None R1 R2 R3 R4 R5	$A, C \leftarrow 0$ $A + B$ $A - B - 1$ $A - 1$ $A \lor B$ $A \oplus B$ $A \land B$	$A+1$ $A+B+1$ $A-B$ $A, C \leftarrow 1$ $-$	No shift  Shift-right, $I_R = 0$ Shift-left, $I_L = 0$ 0's to output bus  Circulate-right with $C$ Circulate-left with $C$					
1	1	1	R7	R7	R7	T	_	_					

The contents of R5 and R4 data from the above tables are given below. After the logical OR operation, the destination register (R3) data will be changed as follows:

Register	Contents after the Logical Operation								
R3 ( <i>R3</i> ← <i>R5</i> OR <i>R4</i> )	0	1	0	0	1	0	1	1	
R4	0	1	0	0	0	0	1	0	
R5	0	1	0	0	1	0	0	1	

The condition bit values for *C* and *Z* will remain zero as the logical operation doesn't change the Carry flag bit and the Zero flag bit becomes one only if the zero is zero.