

Ans-1

$$UBRR_n = 111010100101$$

$$= 3749$$

$$f_{osc} = 24 \text{ MHz}$$

For asynchronous normal mode:

$$\begin{aligned} \text{Baud rate} &= \frac{f_{osc}}{16(UBRR_n + 1)} \\ &= \frac{24 \times 10^6}{16(3749 + 1)} \\ &= 400 \text{ bps} \end{aligned}$$

$$\text{Baud rate error} = \frac{\text{Standard Baud rate} - \text{Calculated Baud rate}}{\text{Standard Baud rate}}$$

$$= \frac{300 - 400}{300} \times 100\%$$

$$= -33.33 < \pm 2\%$$

\therefore There will be no communication error

Ans-2

Fast PWM Mode,

Inverting: (Using Timer0)

$$COM0A0 = 1$$


$$WGM00 = 1$$

$$COM0A1 = 1$$

$$WGM01 = 1$$

$$OCR0A = 235$$

$$WGM02 = 1$$



Ans-3

Given, $OCR0A = 200$

$OCR0B = 141$

From the program,

Prescaler = 64

Non-Inverting Mode

Mode of operation: Mode 7

Fast PWM Mode

Duty Cycle: $OCR0B = 141$

$$D = \left(\frac{OCR0B}{256} \times 100 \right) + 1$$

$$= \left(\frac{141}{256} \times 100 \right) + 1$$


$$= 56\%$$

Frequency:

$$f_{OCOAPWM} = \frac{f_{clk-10}}{2N(1+OCR0A)}$$
$$= \frac{8 \times 10^6}{2 \times 64(1+200)}$$
$$= 311 \text{ Hz}$$

$$f_{OC0B PWM} = \frac{f_{clk-10}}{2N(1+OCR0B)}$$

$$= \frac{8 \times 10^6}{2 \times 64(1+141)}$$
$$= 443 \text{ Hz}$$



Ans No-4

Two input 'A' & 'B'
 when $\delta = 0$; $F = A+B$
 $\delta = 1$; $F = A-B$

Truth Table:

δ	A_i	B_i	X_i	Y_i
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1

$$X_i = A_i$$


$$Y_i = B_i \oplus \delta$$

$$C_{in} = \delta$$

Table

δ	F	X	Y	C_{in}
0	$A+B$	A	B	0
1	$A-B$	A	B'	1

Circuit Diagram:




Ans No-5

	Micro-operation	A	B	D	F	C _{in}	H	In Hex
i)	$R_7 \leftarrow R_3 + R_4$	011	100	111	001	0	010	7392
ii)	$R_3 \leftarrow \text{SHL } R_3$	011	011	011	111	0	001	6DF1
iii)	$R_5 \leftarrow R_1$	001	000	101	000	0	010	2282
iv)	$R_2 \leftarrow \text{SHR } R_5$	101	101	010	111	0	111	B577
v)	$R_3 \leftarrow \text{CRC } R_7$	111	111	011	111	0	110	FDF6


Ans No-6

	ROM Address			Control Word									Address			MUX SELECT	
	A2	A1	A0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
				x	s2	s1	s0	Cin	L	y	z	w	A2	A1	A0	H1	H0
T0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0
T1	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	1
T2	0	1	0	0	0	0	1	0	1	0	0	0	0	0	0	1	0
T3	0	1	1	0	0	1	0	1	1	0	0	0	1	0	0	1	0
T4	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
T5	1	0	1	0	1	0	0	0	1	0	0	0	1	1	0	1	0
T6	1	1	0	0	1	1	1	1	1	0	1	0	0	0	0	1	0

*Floorchart



State Diagram



x (Initial state)

52 (Mode select)

51 } function select
50 }

Cin (Input Carry)

L (Load A & E)

Y (Complement Bs)

Z (Complement As)

w (Clear E)

Ans No-4.

Micro-operations	Carry Bit C	Sign Bit S	Zero Bit Z	Overflow Bit V
$R7 \leftarrow R3 + R4$	0	0	0	0
$R3 \leftarrow \text{SHL } R3$	x	x	0	x
$R5 \leftarrow R1$	x	x	x	x
$R2 \leftarrow \text{SHR } R5$	x	x	0	x
$R3 \leftarrow \text{CRC } R7$	x	x	0	x

i) $R3 = 011$

$R4 = 100$

$R3 + R4 = 011 + 100$

$= 111$

ii) $R3 = 011$

$\text{SHL} = 110$

iv) $R5 = 101$


$\text{SHR } R5 = 110$

v) $R7 = 111$

$\text{CRC } R7 = 111$

a Status Register

status register



Ans No-8

Timing States	R_2								C	$R_5(D)$	$R_5(B)$
	1	1	0	1	0	0	1	0	1	1	00000001
T1	1	1	1	0	1	0	0	1	0	2	00000010
T2	1	1	1	1	0	1	0	0	1	2	00000010
T3	1	1	1	1	1	0	1	0	0	3	00000011
T4	1	1	1	1	1	1	0	1	0	4	00000100
T5	1	1	1	1	1	1	1	0	1	4	00000100
T6	1	1	1	1	1	1	1	1	0	5	00000101
T7	1	1	1	1	1	1	1	1	1	5	00000101
T8	1	1	1	1	1	1	1	1	1	5	00000101

Flowchart:

