
mac_unit:g_lajur[0].u_mac
s_init[31..0]
s_last
clk
rst_n
s_first
s_valid
s_x[7..0]
s_w[7..0]
m_ready
beat
stall
v1~0
v1~1
1'h0
v1
D
CLK
SCLR
Q
always1~1
init1~[31..0]
acc~[31..0]
f1~0
mult_hard8:g_hard.u_mul
a[7..0]
b[7..0]
p[15..0]
init1~[63..32]
32'h0
acc~[63..32]
f1~1
p_q~[15..0]
init1[31..0]
l1~0
acc[31..0]
f1
p_q~[31..16]
16'h0
acc_base[31..0]
l1~1
p_q[15..0]
always1~0
l1
Add0
CIN
A[31..0]
B[31..0]
OUT[31..0]
m_valid~0
m_acc~[31..0]
m_valid~1
1'h1
m_acc~[63..32]
m_valid~2
m_acc~[95..64]
m_valid~3
s_ready~not
m_acc[0]~reg[31..0]
m_valid~reg0
8'h0
m_act[7..0]
s_ready
m_acc[31..0]
m_valid