UNIVERSITY OF ENGINEERING AND TECHNOLOGY MARDAN

NAME	*RIFAQ AJMAL*
REG NO	*23MDBCS435*
SECTION	*A*
DEPPT	*COMPUTER SCIENCE*
SUBJECT	*DLD LAB*
TEACHER	*DR. SHEHZAD SIR*

LAB TASK : 7

LAB TASK : 7

Adder

We need n-full adder to construct an n-bit parellel adder. For example, for 4-bit parllel adder we need 4-full adders.

Difference b/w Adder & Parrellel Adde

A single full adder perform the addition of two one bit numbers and an ~~output~~ input carry. But a parrellel adder is a digital circuit capable of finding the arithemitic sum of two binary numbers that is greater than one bit in length by operating on corresponding.

Adder

We need m-full addees to construct an m-bit parellel adder. For example, for 4-bit parllel adder we need 4-full adders.

Difference b/w Adder & Parrellel Adder

A single full adder perform the addition of two one bit numbers and an ~~output~~ input carry. But a parrellel adder is a digital circuit capable of finding the arithemitic sum of two binary numbers that is greater than one bit in length by operating on coarresponding.

Circuit Diagram



Parrellel Adder

A binary parallel adder is a digital circuit that adds two binary numbers in parrellel form and produces the arithemitic sum of those numbers.

Half Adder

The Half adder is a type of combinational logic circuit that adds two of the 1-bit binary digits. It generates carry and sum of both the inputs.

Circuit Diagram



Full Adder

A full adder circuit is central to most digital circuit that perform addition and sub-traction.




7-SEGMENT DISPLAY
FUNCTION GENERATOR
POT1
POT2
BANANA PIN
BNC 1
BNC 2
SERIAL DB9
PARALLEL DB25
DC VOLTMETER
00.0

THE END