


## S-R Latch

asynchronous

clock

The SR latch (Set-Reset) can be built from two 2-input NOR gates as shown in figure below.



S	R	Q	$\bar{Q}$
0	0	No change	No Change
0	1	0	1
1	0	1	0
1	1	0	0

memory   
 reset  
 set  
 ← Forbidden case

The circuit has two inputs (S and R), and two outputs (Q and  $\bar{Q}$ ).

SR-latch excitation table

NOR


Q	$Q^+$	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

$$\rightarrow Q^+ = S + QR'$$

x	y	z
0	0	1
0	1	0
1	0	0
1	1	0

D Latch (based on NAND SR)

synchronous



C	D	Q	$\bar{Q}$
1	0	0	1
1	1	1	0
0	x	No change	No change

memory

force the inputs to be complements

D-latch excitation table


Q	$Q^+$	D (when C=1)
0	0	0
0	1	1
1	0	0
1	1	1

→ level-triggered

$$\rightarrow \underline{Q^+ = D}$$

# D flip-flop

Synchronous



D	CLK	Q	QN
0		0	1
1		1	0
x	0	last Q	last QN
x	1	last Q	last QN


built from 2 D-Latches  $\rightarrow$  edge triggered

D flip-flop excitation table

Q	Q <sup>+</sup>	D
0	0	0
0	1	1
1	0	0
1	1	1

$$\rightarrow Q^+ = D$$

2.4




$$D_2 = \overline{Q_2} + X$$

$$D_1 = Q_2 \cdot \overline{Q_1}$$

$$Z = \overline{Q_2} + Q_1$$

X	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>1</sub> <sup>*</sup>	Q <sub>2</sub> <sup>*</sup>	Z
0	0	0	0	1	1
0	0	1	1	0	0
0	1	0	0	1	1
0	1	1	0	0	1
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	0	1	1
1	1	1	0	0	1



$S_0 = 00$

$S_1 = 01$

$S_2 = 10$

$S_3 = 11$

