

CONCORDIA UNIVERSITY
Department of Electrical and Computer Engineering
COEN 313 - Digital System Design II - Winter 2020
Lab 1

Objectives

- To become acquainted with the VHDL simulation software tool, logic synthesis tools, and FPGA implementation software tools.
- To learn the rudiments of Modelsim DO files.

Procedure

This lab will introduce the student to the various software tools used in the COEN 313 course. You are required to read Parts I of the tutorial “Digital Logic Simulation and Synthesis Using Modelsim, Precision RTL, and Xilinx ISE” as well as the “Quickstart Guide to the Nexys-A7100T FPGA board and Xilinx Vivado” to **simulate**, **synthesize** and **download** to the Xilinx FPGA board the **full adder** example given in Nexys Quickstart guide.

Requirements

1. Modelsim simulation results of the full adder and the complete VHDL source code of the full adder together with DO file used to simulate the full adder.
2. Xilinx XDC file used in the Vivado implementation
3. Demonstrate the downloaded design to the lab instructor.

Questions

1. What is the advantage of using the **-r** option in a force command within a DO file?
2. Briefly explain two methods of creating a repeating periodic signal using DO files.
3. What is a .xdc file used for?

Ted Obuchowicz
Jan. 14, 2020