

Lattice FPGA Project Weekly Progress Report - Week 12

Report date: 2025/3/27

- **Last Week (time in hours)**

- Team Review
 - Get SPI integrated with Yosys core while trying to get Radiant core setup
- Nathaniel Fraly
 - Attempt Icycle mods for Radiant (15)
 - Setup issue tracking on Github to improve Github use (3)
- Riley Cox
 - Attempt Icycle mods for Radiant (15)
 - Integrate SPI with Yosys Icycle version (3)
- Mohammad Alshaiji
 - Integrate SPI with Yosys Icycle version (6)
- Xiang Li
 - Learned about icicle (1)
- Haoyang Han
 - Study the best models and learn how to draw the pivot point between the top and bottom of the box. (6)

- **Next week**

- Team Plan
 - Finish full system yosys integration; talk to Roy and Rahul about path forward w/ Radiant
- Nathaniel Fraly
 - Work on integrating two button interfaces (pwm and brightness)
- Riley Cox
 - Assist with integration of buttons
 - Add feedback from peer on user guide
- Mohammad Alshaiji
 - Modify C code to attempt to turn on screen
- Xiang Li
 - Documentation: add steps for verifying the SPI module independently
- Haoyang Han
 - Improve the 3D modeling and start building the anti-shake switch circuit.

- **Blocked**

- Team Blocks
 - Radiant and Icycle do not agree with each other; can't integrate until this is solved
- Nathaniel Fraly
 - Radiant full blocked for now, will move forward on Yosys integration
- Riley Cox
 - none
- Mohammad Alshaiji
 - none
- Xiang Li
 - none
- Haoyang Han
 - none