Lattice FPGA Project Weekly Progress Report - Week 16

Report date: 2025/04/24

Last Week (time in hours)

- o Team Review
 - Continue phase 1 finalizing
- Nathaniel Fraly
 - Modify SPI module to support C transaction through button press (3)
 - Add memory locations for C program to read a button press and new color data (5)
- o Riley Cox
 - Modify SPI module to support C transaction through button press (3)
 - Add memory locations for C program to read a button press and new color data (5)
- Mohammad Alshaiji
 - Debug issues with Radiant Port of icicle (8)
- Xiang Li
 - Documentation: Test Plan (4)
- Haoyang Han
 - Redesigned low active anti-shake button circuitDesigning PCB (2)
 - Designing PCB (4)

Next week

- o Team Plan
- Nathaniel Fraly
 - Get board ready for demo
- Riley Cox
 - Get board ready for demo
- Mohammad Alshaiji
- Xiang Li
 - PowerPoint for demo
- Haoyang Han
 - Continue to adjust the design of PCB

Blocked

- o Team Blocks
- Nathaniel Fraly
 - -
- Riley Cox
- Mohammad Alshaiji
 - .
- Xiang Li
- Haoyang Han