

Source Code for Control Unit of Electroporation Devices

Bob Van Elst

1 Generics.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  package generator is
6  --Vivado doesn't support generics in pacakges
7  -- generic(
8  -- --     state_counter_length: integer := 16;
9  -- --     number_counter_length: integer := 8;
10 -- --     burst_counter_length: integer := 8
11 --     var:integer := 10;
12 -- );
13
14     constant state_counter_length: integer := 32;
15     constant state_counter_bipol_length: integer := 16;
16     constant number_counter_length: integer := 8;
17     constant burst_counter_length: integer := 8;
18
19     constant out_sleep: std_logic_vector(3 downto 0) := "0000";
20     constant out_pos_prep: std_logic_vector(3 downto 0) := "0010";
21     constant out_pos_gen: std_logic_vector(3 downto 0) := "1010";
22     constant out_pos_dis: std_logic_vector(3 downto 0) := "0011";
23     constant out_neg_prep: std_logic_vector(3 downto 0) := "0001";
24     constant out_neg_gen: std_logic_vector(3 downto 0) := "0101";
25     constant out_neg_dis: std_logic_vector(3 downto 0) := "0011";
26     constant out_ICE: std_logic_vector(3 downto 0) := "0011";
27
28
29
30     type state_type is (
31         fsm_sleep, --Do nothing here
32         fsm_pos_prep, --Charge for pulsing (positive)
33         fsm_pos_gen, --Start pulsing (positive)
34         fsm_pos_dis, --Discharge pulsing (positive)
35         fsm_pause_mono, --Pause after positive pulsing
```

```

36     fsm_neg_prep, --Charge for pulsing (negative)
37     fsm_neg_gen, --Start pulsing (negative)
38     fsm_neg_dis, --Discharge pulsing (negative)
39     fsm_pause_bipol, --Pause after negative pulsing
40     fsm_pause_burst, --Pause between two pulse funcitons
41     fsm_ICE --In Case of Emergency state, discharge everything
42 );
43
44 --Monopolar
45 ⇨ Simple-----
46 type mon_simple_in_type is record
47     GEN_START: std_logic;
48     pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
49     burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
50
51     pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
52     ⇨ downto 0);
53
54     pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
55     ⇨ 0);
56     pause_burst_duration: std_logic_vector(state_counter_length - 1
57     ⇨ downto 0);
58 end record;
59
60 type mon_simple_out_type is record
61     state_out: state_type;
62 end record;
63
64 component Monopolar_Simple
65 port(
66     clk, reset : in std_logic;
67     sys_i : in mon_simple_in_type;
68     sys_o : out mon_simple_out_type
69 );
70 end component;
71
72 --Bipolar
73 ⇨ Simple-----
74 type bipol_simple_in_type is record
75     GEN_START: std_logic;
76     pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
77     burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
78
79     pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
80     ⇨ downto 0);
81     pulse_neg_gen_duration: std_logic_vector(state_counter_length - 1
82     ⇨ downto 0);
83
84     pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
85     ⇨ 0);

```

```

77     pause_bipol_duration: std_logic_vector(state_counter_length - 1
    ↪     downto 0);
78     pause_burst_duration: std_logic_vector(state_counter_length - 1
    ↪     downto 0);
79 end record;
80
81 type bipolar_simple_out_type is record
82     state_out: state_type;
83 end record;
84
85 component Bipolar_Simple
86     port(
87         clk, reset : in std_logic;
88         sys_i : in bipolar_simple_in_type;
89         sys_o : out bipolar_simple_out_type
90     );
91 end component;
92 --Monopolar
    ↪ Full-----
93 type mon_full_in_type is record
94     GEN_START: std_logic;
95     pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
96     burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
97     pulse_pos_prep_duration: std_logic_vector(state_counter_bipol_length -
    ↪     1 downto 0);
98     pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
    ↪     downto 0);
99     pulse_pos_dis_duration: std_logic_vector(state_counter_bipol_length -
    ↪     1 downto 0);
100    pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
    ↪     0);
101    pause_burst_duration: std_logic_vector(state_counter_length - 1
    ↪     downto 0);
102 end record;
103
104 type mon_full_out_type is record
105     state_out: state_type;
106 end record;
107
108 component Monopolar_Full
109     port(
110         clk, reset : in std_logic;
111         sys_i : in mon_full_in_type;
112         sys_o : out mon_full_out_type
113     );
114 end component;
115 --Bipolar Full-----
116 type bipolar_full_in_type is record
117     GEN_START: std_logic;
118     pulse_number: std_logic_vector(number_counter_length - 1 downto 0);

```

```

119     burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
120     pulse_pos_prep_duration: std_logic_vector(state_counter_bipol_length
    ↪ - 1 downto 0);
121     pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
    ↪ downto 0);
122     pulse_pos_dis_duration: std_logic_vector(state_counter_bipol_length -
    ↪ 1 downto 0);
123     pulse_neg_prep_duration: std_logic_vector(state_counter_bipol_length
    ↪ - 1 downto 0);
124     pulse_neg_gen_duration: std_logic_vector(state_counter_length - 1
    ↪ downto 0);
125     pulse_neg_dis_duration: std_logic_vector(state_counter_bipol_length -
    ↪ 1 downto 0);
126     pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
    ↪ 0);
127     pause_bipol_duration: std_logic_vector(state_counter_length - 1
    ↪ downto 0);
128     pause_burst_duration: std_logic_vector(state_counter_length - 1
    ↪ downto 0);
129 end record;
130
131 type bipolar_full_out_type is record
132     state_out: state_type;
133 end record;
134
135 component Bipolar_Full
136     port(
137         clk, reset : in std_logic;
138         sys_i : in bipolar_full_in_type;
139         sys_o : out bipolar_full_out_type
140     );
141 end component;
142
143 --One-shot and
    ↪ lock-----
144 type latch_full_type is record
145     s: std_logic_vector(1 downto 0);
146     GEN_START: std_logic;
147     pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
148     burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
149     pulse_pos_prep_duration: std_logic_vector(state_counter_bipol_length
    ↪ - 1 downto 0);
150     pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
    ↪ downto 0);
151     pulse_pos_dis_duration: std_logic_vector(state_counter_bipol_length -
    ↪ 1 downto 0);
152     pulse_neg_prep_duration: std_logic_vector(state_counter_bipol_length
    ↪ - 1 downto 0);
153     pulse_neg_gen_duration: std_logic_vector(state_counter_length - 1
    ↪ downto 0);

```

```

154     pulse_neg_dis_duration: std_logic_vector(state_counter_bipol_length -
        ↪ 1 downto 0);
155     pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
        ↪ 0);
156     pause_bipol_duration: std_logic_vector(state_counter_length - 1
        ↪ downto 0);
157     pause_burst_duration: std_logic_vector(state_counter_length - 1
        ↪ downto 0);
158 end record;
159
160 component One_Shot_Latch
161     port(
162         clk, reset : in std_logic;
163         sys_i : in latch_full_type;
164         gen_mon_simple: out mon_simple_in_type;
165         gen_mon_full: out mon_full_in_type;
166         gen_bipol_simple: out bipol_simple_in_type;
167         gen_bipol_full: out bipol_full_in_type;
168         mux_select: out std_logic_vector(1 downto 0)
169     );
170 end component;
171
172 --State_MUX-----
173 component State_MUX
174     port(
175         mon_simple_in: in state_type;
176         mon_full_in: in state_type;
177         bi_simple_in: in state_type;
178         bi_full_in: in state_type;
179         s: in std_logic_vector(1 downto 0);
180         state_out: out state_type
181     );
182 end component;
183
184 --State
185 ↪ Decoder-----
186 type decoder_in_type is record
187     state_load: state_type;
188     ICE: std_logic;
189 end record;
190 type decoder_out_type is record
191     GEN_END_OUT: std_logic;
192     GEN_POS_PULSE: std_logic;
193     GEN_NEG_PULSE: std_logic;
194     MOS_DRIVER_OUT: std_logic_vector(3 downto 0);
195 end record;
196 component State_Decoder
197     port(
198         clk, reset : in std_logic;
199         sys_i: in decoder_in_type;

```

```

199     sys_o: out decoder_out_type
200 );
201 end component;
202 end package;

```

2 Generator_Wrapper.vhd

```

1  library ieee ;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.generator.all;
5
6
7
8  entity Gen_wrapper is
9  -- generic(
10 --     state_counter_length: integer := 16;
11 --     number_counter_length: integer := 8;
12 --     burst_counter_length: integer := 8
13 -- );
14
15  port(
16      Clk, Reset : in std_logic;
17      ICE_in: in std_logic;
18      GEN_START: in std_logic;
19      bipol_enable: in std_logic;
20      pre_post_enable: in std_logic;
21      pulse_number: in std_logic_vector(number_counter_length - 1 downto
22      ↪ 0);
23      burst_number: in std_logic_vector(burst_counter_length - 1 downto 0);
24
25      pause_mono_duration: in std_logic_vector(state_counter_length - 1
26      ↪ 0);
27      pause_bipol_duration: in std_logic_vector(state_counter_length - 1
28      ↪ 0);
29      pause_burst_duration: in std_logic_vector(state_counter_length - 1
30      ↪ 0);
31
32      pulse_pos_gen_duration: in std_logic_vector(state_counter_length - 1
33      ↪ 0);
34      pulse_neg_gen_duration: in std_logic_vector(state_counter_length - 1
35      ↪ 0);
36
37      pulse_pos_prep_duration: in
38      ↪ std_logic_vector(state_counter_bipol_length - 1 downto 0);
39      pulse_neg_prep_duration: in
40      ↪ std_logic_vector(state_counter_bipol_length - 1 downto 0);

```

```

33
34 pulse_pos_dis_duration: in
    ↪ std_logic_vector(state_counter_bipol_length - 1 downto 0);
35 pulse_neg_dis_duration: in
    ↪ std_logic_vector(state_counter_bipol_length - 1 downto 0);
36
37
38 GEN_END_OUT: out std_logic;
39 GEN_POS_PULSE: out std_logic;
40 GEN_NEG_PULSE: out std_logic;
41 MOS_DRIVER_OUT: out std_logic_vector(3 downto 0)
42 );
43 end Gen_wrapper;
44
45 architecture rtl of Gen_wrapper is
46
47     signal connect_latch1_gen1: mon_simple_in_type;
48     signal connect_latch1_gen2: mon_full_in_type;
49     signal connect_latch1_gen3: bipol_simple_in_type;
50     signal connect_latch1_gen4: bipol_full_in_type;
51     signal connect_gen1_mux1: state_type;
52     signal connect_gen2_mux1: state_type;
53     signal connect_gen3_mux1: state_type;
54     signal connect_gen4_mux1: state_type;
55     signal connect_mux1_decoder1: state_type;
56     signal sleeping: state_type := fsm_sleep;
57     -- signal latched_params: latch_full_type;
58     signal latched_mux_select: std_logic_vector(1 downto 0);
59
60 begin
61     latch1: One_Shot_Latch
62     port map (
63         --inputs
64         clk => Clk,
65         reset => Reset,
66         sys_i.s(1) => bipol_enable,
67         sys_i.s(0) => pre_post_enable,
68         sys_i.GEN_START => GEN_START,
69         sys_i.pulse_number => pulse_number,
70         sys_i.burst_number => burst_number,
71         sys_i.pulse_pos_prep_duration => pulse_pos_prep_duration,
72         sys_i.pulse_pos_gen_duration => pulse_pos_gen_duration,
73         sys_i.pulse_pos_dis_duration => pulse_pos_dis_duration,
74         sys_i.pulse_neg_prep_duration => pulse_neg_prep_duration,
75         sys_i.pulse_neg_gen_duration => pulse_neg_gen_duration,
76         sys_i.pulse_neg_dis_duration => pulse_neg_dis_duration,
77         sys_i.pause_mono_duration => pause_mono_duration,
78         sys_i.pause_bipol_duration => pause_bipol_duration,
79         sys_i.pause_burst_duration => pause_burst_duration,
80         --putputs

```

```

81     gen_mon_simple => connect_latch1_gen1,
82     gen_mon_full => connect_latch1_gen2,
83     gen_bipol_simple => connect_latch1_gen3,
84     gen_bipol_full => connect_latch1_gen4,
85     mux_select => latched_mux_select
86 );
87
88 gen1: Monopolar_Simple
89     port map (
90         --inputs
91         clk => Clk,
92         reset => Reset,
93         sys_i => connect_latch1_gen1,
94         -- sys_i.GEN_START => latched_params.GEN_START,
95         -- sys_i.pulse_number => latched_params.pulse_number,
96         -- sys_i.burst_number => latched_params.burst_number,
97         -- sys_i.pulse_pos_gen_duration =>
98         -- latched_params.pulse_pos_gen_duration,
99         -- sys_i.pause_mono_duration => latched_params.pause_mono_duration,
100        -- sys_i.pause_burst_duration =>
101        -- latched_params.pause_burst_duration,
102        --outputs
103        sys_o.state_out => connect_gen1_mux1
104    );
105
106 gen2: Monopolar_Full
107     port map (
108         --inputs
109         clk => Clk,
110         reset => Reset,
111         sys_i => connect_latch1_gen2,
112         -- sys_i.GEN_START => latched_params.GEN_START,
113         -- sys_i.pulse_number => latched_params.pulse_number,
114         -- sys_i.burst_number => latched_params.burst_number,
115         -- sys_i.pulse_pos_prep_duration =>
116         -- latched_params.pulse_pos_prep_duration,
117         -- sys_i.pulse_pos_gen_duration =>
118         -- latched_params.pulse_pos_gen_duration,
119         -- sys_i.pulse_pos_dis_duration =>
120         -- latched_params.pulse_pos_dis_duration,
121         -- sys_i.pause_mono_duration => latched_params.pause_mono_duration,
122         -- sys_i.pause_burst_duration =>
123         -- latched_params.pause_burst_duration,
124         --outputs
125         sys_o.state_out => connect_gen2_mux1
126    );
127
128 gen3: Bipolar_Simple
129     port map (
130         --inputs
131         clk => Clk,
132         reset => Reset,

```



```

125     sys_i => connect_latch1_gen3,
126     -- sys_i.GEN_START => latched_params.GEN_START,
127     -- sys_i.pulse_number => latched_params.pulse_number,
128     -- sys_i.burst_number => latched_params.burst_number,
129     -- sys_i.pulse_pos_gen_duration =>
130     ↪ latched_params.pulse_pos_gen_duration,
131     -- sys_i.pulse_neg_gen_duration =>
132     ↪ latched_params.pulse_neg_gen_duration,
133     -- sys_i.pause_mono_duration => latched_params.pause_mono_duration,
134     -- sys_i.pause_bipol_duration =>
135     ↪ latched_params.pause_bipol_duration,
136     -- sys_i.pause_burst_duration =>
137     ↪ latched_params.pause_burst_duration,
138     --outputs
139     sys_o.state_out => connect_gen3_mux1
140 );
141 gen4: Bipolar_Full
142 port map (
143     --inputs
144     clk => Clk,
145     reset => Reset,
146     sys_i => connect_latch1_gen4,
147     -- sys_i.GEN_START => latched_params.GEN_START,
148     -- sys_i.pulse_number => latched_params.pulse_number,
149     -- sys_i.burst_number => latched_params.burst_number,
150     -- sys_i.pulse_pos_prep_duration =>
151     ↪ latched_params.pulse_pos_prep_duration,
152     -- sys_i.pulse_pos_gen_duration =>
153     ↪ latched_params.pulse_pos_gen_duration,
154     -- sys_i.pulse_pos_dis_duration =>
155     ↪ latched_params.pulse_pos_dis_duration,
156     -- sys_i.pulse_neg_prep_duration =>
157     ↪ latched_params.pulse_neg_prep_duration,
158     -- sys_i.pulse_neg_gen_duration =>
159     ↪ latched_params.pulse_neg_gen_duration,
160     -- sys_i.pulse_neg_dis_duration =>
161     ↪ latched_params.pulse_neg_dis_duration,
162     -- sys_i.pause_mono_duration => latched_params.pause_mono_duration,
163     -- sys_i.pause_bipol_duration =>
164     ↪ latched_params.pause_bipol_duration,
165     -- sys_i.pause_burst_duration =>
166     ↪ latched_params.pause_burst_duration,
167     --outputs
168     sys_o.state_out => connect_gen4_mux1
169 );
170 mux1: State_MUX
171 port map(
172     --inputs
173     mon_simple_in => connect_gen1_mux1,
174     mon_full_in => connect_gen2_mux1,

```

```

163     bi_simple_in => connect_gen3_mux1,
164     bi_full_in => connect_gen4_mux1,
165     s => latched_mux_select,
166     --outputs
167     state_out => connect_mux1_decoder1
168 );
169
170 decoder1: State_Decoder
171     port map(
172         --inputs
173         clk => Clk,
174         reset => Reset,
175         sys_i.state_load => connect_mux1_decoder1,
176         sys_i.ICE => ICE_in,
177         --outputs
178         sys_o.GEN_END_OUT => GEN_END_OUT,
179         sys_o.GEN_POS_PULSE => GEN_POS_PULSE,
180         sys_o.GEN_NEG_PULSE => GEN_NEG_PULSE,
181         sys_o.MOS_DRIVER_OUT => MOS_DRIVER_OUT
182     );
183
184 end rtl;

```

3 One_shot_latch.vhd

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.generator.all;
5
6
7  entity One_Shot_Latch is
8      port(
9          clk, reset : in std_logic;
10         sys_i : in latch_full_type;
11         gen_mon_simple: out mon_simple_in_type;
12         gen_mon_full: out mon_full_in_type;
13         gen_bipol_simple: out bipol_simple_in_type;
14         gen_bipol_full: out bipol_full_in_type;
15         mux_select: out std_logic_vector(1 downto 0)
16     );
17 end One_Shot_Latch;
18
19 architecture Behavioral of One_Shot_Latch is
20
21     type reg_type is record
22         -- load: std_logic;

```

```

23     latched_outputs: latch_full_type;
24     gen_mon_simple: mon_simple_in_type;
25     gen_mon_full: mon_full_in_type;
26     gen_bipol_simple: bipol_simple_in_type;
27     gen_bipol_full: bipol_full_in_type;
28     trigger_flag: std_logic;
29     trigger_start: std_logic;
30 end record;
31
32 constant init_mon_simple: mon_simple_in_type := (
33     GEN_START => '0',
34     pulse_number => (others => '0'),
35     burst_number => (others => '0'),
36     pulse_pos_gen_duration => (others => '0'),
37     pause_mono_duration => (others => '0'),
38     pause_burst_duration => (others => '0')
39 );
40 constant init_mon_full: mon_full_in_type := (
41     GEN_START => '0',
42     pulse_number => (others => '0'),
43     burst_number => (others => '0'),
44     pulse_pos_prep_duration => (others => '0'),
45     pulse_pos_gen_duration => (others => '0'),
46     pulse_pos_dis_duration => (others => '0'),
47     pause_mono_duration => (others => '0'),
48     pause_burst_duration => (others => '0')
49 );
50 constant init_bipol_simple: bipol_simple_in_type := (
51     GEN_START => '0',
52     pulse_number => (others => '0'),
53     burst_number => (others => '0'),
54     pulse_pos_gen_duration => (others => '0'),
55     pulse_neg_gen_duration => (others => '0'),
56     pause_mono_duration => (others => '0'),
57     pause_bipol_duration => (others => '0'),
58     pause_burst_duration => (others => '0')
59 );
60 constant init_bipol_full: bipol_full_in_type := (
61     GEN_START => '0',
62     pulse_number => (others => '0'),
63     burst_number => (others => '0'),
64     pulse_pos_prep_duration => (others => '0'),
65     pulse_pos_gen_duration => (others => '0'),
66     pulse_pos_dis_duration => (others => '0'),
67     pulse_neg_prep_duration => (others => '0'),
68     pulse_neg_gen_duration => (others => '0'),
69     pulse_neg_dis_duration => (others => '0'),
70     pause_mono_duration => (others => '0'),
71     pause_bipol_duration => (others => '0'),
72     pause_burst_duration => (others => '0')

```

```

73 );
74
75 constant init: reg_type := (
76     latched_outputs => (
77         s => "00",
78         GEN_START => '0',
79         pulse_number => (others => '0'),
80         burst_number => (others => '0'),
81         pulse_pos_prep_duration => (others => '0'),
82         pulse_pos_gen_duration => (others => '0'),
83         pulse_pos_dis_duration => (others => '0'),
84         pulse_neg_prep_duration => (others => '0'),
85         pulse_neg_gen_duration => (others => '0'),
86         pulse_neg_dis_duration => (others => '0'),
87         pause_mono_duration => (others => '0'),
88         pause_bipol_duration => (others => '0'),
89         pause_burst_duration => (others => '0')
90     ),
91     gen_mon_simple => init_mon_simple,
92     gen_mon_full => init_mon_full,
93     gen_bipol_simple => init_bipol_simple,
94     gen_bipol_full => init_bipol_full,
95     trigger_flag => '0',
96     trigger_start => '0'
97 );
98
99 signal r, rin : reg_type := init;
100
101 begin
102     comb: process(sys_i, r, reset)
103     variable v : reg_type;
104     begin
105         v := r;
106
107         ↵ -----
108         --One-shot trigger
109         if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
110             v.trigger_start := '1';
111         else
112             v.trigger_start := '0';
113         end if;
114
115         ↵ -----
116         --latch the values
117
118         if r.trigger_start = '1' then
119             v.latched_outputs := sys_i;
120             v.latched_outputs.GEN_START := '1'; --for redundancy in case
121             ↵ GEN_START goes low very quickly.
122         else

```

```

120     v.latched_outputs := v.latched_outputs;
121     v.latched_outputs.GEN_START := '0'; --need this for consecutive
        ↳ Generations.
122 end if;
123
↳ -----
124 --reset system
125 if reset = '1' then
126     v := init;
127 end if;
128
↳ -----
129 mux_select <= r.latched_outputs.s;
130 case( r.latched_outputs.s) is
131     when "00" => --Monopolar simple
132         --set gen values
133         v.gen_mon_simple.GEN_START := r.latched_outputs.GEN_START;
134         v.gen_mon_simple.pulse_number := r.latched_outputs.pulse_number;
135         v.gen_mon_simple.burst_number := r.latched_outputs.burst_number;
136         v.gen_mon_simple.pulse_pos_gen_duration :=
137             ↳ r.latched_outputs.pulse_pos_gen_duration;
138         v.gen_mon_simple.pause_mono_duration :=
139             ↳ r.latched_outputs.pause_mono_duration;
140         v.gen_mon_simple.pause_burst_duration :=
141             ↳ r.latched_outputs.pause_burst_duration;
142         --zero others
143         v.gen_mon_full := init_mon_full;
144         v.gen_bipol_simple := init_bipol_simple;
145         v.gen_bipol_full := init_bipol_full;
146     when "01" => --Monopolar full
147         --set gen values
148         v.gen_mon_full.GEN_START := r.latched_outputs.GEN_START;
149         v.gen_mon_full.pulse_number := r.latched_outputs.pulse_number;
150         v.gen_mon_full.burst_number := r.latched_outputs.burst_number;
151         v.gen_mon_full.pulse_pos_prep_duration :=
152             ↳ r.latched_outputs.pulse_pos_prep_duration;
153         v.gen_mon_full.pulse_pos_gen_duration :=
154             ↳ r.latched_outputs.pulse_pos_gen_duration;
155         v.gen_mon_full.pulse_pos_dis_duration :=
156             ↳ r.latched_outputs.pulse_pos_dis_duration;
157         v.gen_mon_full.pause_mono_duration :=
158             ↳ r.latched_outputs.pause_mono_duration;
159         v.gen_mon_full.pause_burst_duration :=
160             ↳ r.latched_outputs.pause_burst_duration;
161         --zero others
162         v.gen_mon_simple := init_mon_simple;
163         v.gen_bipol_simple := init_bipol_simple;
164         v.gen_bipol_full := init_bipol_full;
165     when "10" => --Bipolar simple
166         --set gen values

```

```

159     v.gen_bipol_simple.GEN_START := r.latched_outputs.GEN_START;
160     v.gen_bipol_simple.pulse_number :=
161     ↪ r.latched_outputs.pulse_number;
162     v.gen_bipol_simple.burst_number :=
163     ↪ r.latched_outputs.burst_number;
164     v.gen_bipol_simple.pulse_pos_gen_duration :=
165     ↪ r.latched_outputs.pulse_pos_gen_duration;
166     v.gen_bipol_simple.pulse_neg_gen_duration :=
167     ↪ r.latched_outputs.pulse_neg_gen_duration;
168     v.gen_bipol_simple.pause_mono_duration :=
169     ↪ r.latched_outputs.pause_mono_duration;
170     v.gen_bipol_simple.pause_bipol_duration :=
171     ↪ r.latched_outputs.pause_bipol_duration;
172     v.gen_bipol_simple.pause_burst_duration :=
173     ↪ r.latched_outputs.pause_burst_duration;
174     --zero others
175     v.gen_mon_simple := init_mon_simple;
176     v.gen_mon_full := init_mon_full;
177     v.gen_bipol_full := init_bipol_full;
178     when "11" => --Bipolar full
179     --set gen values
180     v.gen_bipol_full.GEN_START := r.latched_outputs.GEN_START;
181     v.gen_bipol_full.pulse_number := r.latched_outputs.pulse_number;
182     v.gen_bipol_full.burst_number := r.latched_outputs.burst_number;
183     v.gen_bipol_full.pulse_pos_prep_duration :=
184     ↪ r.latched_outputs.pulse_pos_prep_duration;
185     v.gen_bipol_full.pulse_pos_gen_duration :=
186     ↪ r.latched_outputs.pulse_pos_gen_duration;
187     v.gen_bipol_full.pulse_pos_dis_duration :=
188     ↪ r.latched_outputs.pulse_pos_dis_duration;
189     v.gen_bipol_full.pulse_neg_prep_duration :=
190     ↪ r.latched_outputs.pulse_neg_prep_duration;
191     v.gen_bipol_full.pulse_neg_gen_duration :=
192     ↪ r.latched_outputs.pulse_neg_gen_duration;
193     v.gen_bipol_full.pulse_neg_dis_duration :=
194     ↪ r.latched_outputs.pulse_neg_dis_duration;
195     v.gen_bipol_full.pause_mono_duration :=
196     ↪ r.latched_outputs.pause_mono_duration;
197     v.gen_bipol_full.pause_bipol_duration :=
198     ↪ r.latched_outputs.pause_bipol_duration;
199     v.gen_bipol_full.pause_burst_duration :=
200     ↪ r.latched_outputs.pause_burst_duration;
201     --zero others
202     v.gen_mon_simple := init_mon_simple;
203     v.gen_mon_full := init_mon_full;
204     v.gen_bipol_simple := init_bipol_simple;
205     when others =>
206     v.gen_mon_simple := init_mon_simple;
207     v.gen_mon_full := init_mon_full;
208     v.gen_bipol_simple := init_bipol_simple;

```

```

193         v.gen_bipol_full := init_bipol_full;
194     end case;
195
196     gen_mon_simple <= r.gen_mon_simple;
197     gen_mon_full <= r.gen_mon_full;
198     gen_bipol_simple <= r.gen_bipol_simple;
199     gen_bipol_full <= r.gen_bipol_full;
200     rin <= v;
201 end process;
202
203 reg: process(clk)
204 begin
205     if rising_edge(clk) then
206         r <= rin;
207         r.trigger_flag <= sys_i.GEN_START; --update the init trigger
208
209     end if;
210 end process;
211
212 end Behavioral;

```

4 Monopolar_Simple.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.generator.all;
5
6  entity Monopolar_Simple is
7      port (
8          clk, reset : in std_logic;
9          sys_i : in mon_simple_in_type;
10         sys_o : out mon_simple_out_type
11     );
12 end Monopolar_Simple;
13
14 architecture Behavioral of Monopolar_Simple is
15
16     type reg_type is record
17         state: state_type;
18         counter_pos_gen:
19             ⇨ std_logic_vector(sys_i.pulse_pos_gen_duration'range);
20         counter_pause_mono:
21             ⇨ std_logic_vector(sys_i.pause_mono_duration'range);
22         counter_pause_burst:
23             ⇨ std_logic_vector(sys_i.pause_burst_duration'range);
24         number_counter: std_logic_vector(sys_i.pulse_number'range);

```

```

22     burst_counter : std_logic_vector(sys_i.burst_number'range);
23     trigger_flag, trigger_start: std_logic;
24 end record;
25
26 constant init : reg_type := (
27     state => fsm_sleep,
28     counter_pos_gen => (others => '0'),
29     counter_pause_mono => (others => '0'),
30     counter_pause_burst => (others => '0'),
31     number_counter => (others => '0'),
32     burst_counter => (others => '0'),
33     trigger_flag => '0',
34     trigger_start => '0'
35 );
36
37 --main signals
38 signal r, rin: reg_type := init;
39
40 subtype slv is std_logic_vector; -- abbreviation
41
42 begin
43 -----
44 comb: process(reset, r, sys_i)
45     variable v: reg_type;
46     begin
47
48         ↪ -----
49         --Copy current state to variable
50         v := r;
51         ↪ -----
52
53         --State Machine
54         case r.state is
55             --Sleep State
56             when fsm_sleep =>
57                 if r.trigger_start = '1' then
58                     v.state := fsm_pos_gen;
59                 else
60                     v := init; --stay sleeping
61                 end if;
62             --Positive Generation
63             when fsm_pos_gen =>
64                 if signed(r.counter_pos_gen) >=
65                     ↪ signed(sys_i.pulse_pos_gen_duration) - 1 then
66                     v.counter_pos_gen := (others => '0');
67                     v.number_counter := slv(signed(v.number_counter) + 1);
68                     ↪ --increment counter in monopolar mode
69                     if signed(v.number_counter) >= signed(sys_i.pulse_number) then
70                         if signed(r.burst_counter) >= signed(sys_i.burst_number) - 1
71                             ↪ then

```



```

67         v.state := fsm_sleep;
68     else
69         v.state := fsm_pause_burst; --Don't like this-----
70     end if;
71 else
72     v.state := fsm_pause_mono;
73 end if;
74 else
75     v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
76     ↪ --increment state counter
77 end if;
78 --Pause Monopolar
79 when fsm_pause_mono =>
80     if signed(r.counter_pause_mono) >=
81         ↪ signed(sys_i.pause_mono_duration) - 1 then
82         v.counter_pause_mono := (others => '0');
83         v.state := fsm_pos_gen;
84     else
85         v.counter_pause_mono := slv(signed(v.counter_pause_mono) + 1);
86         ↪ --increment state counter
87     end if;
88 --Pause Burst
89 when fsm_pause_burst =>
90     if signed(r.counter_pause_burst) >=
91         ↪ signed(sys_i.pause_burst_duration) - 1 then
92         v.counter_pause_burst := (others => '0');
93         v.number_counter := (others => '0');
94         v.burst_counter := slv(signed(v.burst_counter) + 1);
95         ↪ --increment burst counter
96         v.state := fsm_pos_gen;
97     else
98         v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
99         ↪ 1); --increment state counter
100     end if;
101 --Should never come here.
102 when others =>
103     null;
104 end case;
105
106 ↪ =====
107 --One-shot trigger
108 if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
109     v.trigger_start := '1';
110 else
111     v.trigger_start := '0';
112 end if;
113
114 ↪ =====
115 --reset system
116 if reset = '1' then

```

```

109     v := init;
110     end if;
111
112     ↪ -----
113     sys_o.state_out <= r.state; --set output
114     rin <= v; --update next state
115     ↪ -----
116     end process comb;
117 -----
118     regs: process(clk)
119     begin
120         if rising_edge(clk) then
121             r <= rin;
122             r.trigger_flag <= sys_i.GEN_START;
123         end if;
124     end process regs;
125 -----
126 end Behavioral;

```

5 Monopolar_full.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.generator.all;
5
6  entity Monopolar_Full is
7      port(
8          clk, reset : in std_logic;
9          sys_i : in mon_full_in_type;
10         sys_o : out mon_full_out_type
11     );
12
13 end Monopolar_Full;
14
15 architecture Behavioral of Monopolar_Full is
16     type reg_type is record
17         state: state_type;
18         counter_pos_prep:
19             ↪ std_logic_vector(sys_i.pulse_pos_prep_duration'range);
20         counter_pos_gen:
21             ↪ std_logic_vector(sys_i.pulse_pos_gen_duration'range);
22         counter_pos_dis:
23             ↪ std_logic_vector(sys_i.pulse_pos_dis_duration'range);
24         counter_pause_mono:
25             ↪ std_logic_vector(sys_i.pause_mono_duration'range);

```

```

22     counter_pause_burst:
23         ↪ std_logic_vector(sys_i.pause_burst_duration'range);
24     number_counter: std_logic_vector(sys_i.pulse_number'range);
25     burst_counter : std_logic_vector(sys_i.burst_number'range);
26     trigger_flag, trigger_start: std_logic;
27 end record;
28
29 constant init : reg_type := (
30     state => fsm_sleep,
31     counter_pos_gen => (others => '0'),
32     counter_pos_prep => (others => '0'),
33     counter_pos_dis => (others => '0'),
34     counter_pause_mono => (others => '0'),
35     counter_pause_burst => (others => '0'),
36     number_counter => (others => '0'),
37     burst_counter => (others => '0'),
38     trigger_flag => '0',
39     trigger_start => '0'
40 );
41
42 --main signals
43 signal r, rin: reg_type := init;
44
45 subtype slv is std_logic_vector; -- abbreviation
46
47 begin
48
49     ↪ -----
50     comb: process(reset, r, sys_i)
51         variable v: reg_type;
52         begin
53             ↪ -----
54             --Copy current state to variable
55             v := r;
56             ↪ -----
57             --State Machine
58             case r.state is
59                 --Sleep State
60                 when fsm_sleep =>
61                     if r.trigger_start = '1' then
62                         v.state := fsm_pos_prep;
63                     else
64                         v := init; --stay sleeping
65                     end if;
66                 --Positive Preparation
67                 when fsm_pos_prep =>
68                     if unsigned(r.counter_pos_prep) >=
69                         ↪ unsigned(sys_i.pulse_pos_prep_duration) - 1 then

```

```

67         v.counter_pos_prep := (others => '0');
68         v.state := fsm_pos_gen;
69     else
70         v.counter_pos_prep := slv(signed(v.counter_pos_prep) + 1);
71         ↪ --increment state counter
72     end if;
73 --Positive Generation
74 when fsm_pos_gen =>
75     if signed(r.counter_pos_gen) >=
76         ↪ signed(sys_i.pulse_pos_gen_duration) - 1 then
77         v.counter_pos_gen := (others => '0');
78         v.state := fsm_pos_dis;
79     else
80         v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
81         ↪ --increment state counter
82     end if;
83 --Positive Discharge
84 when fsm_pos_dis =>
85     if signed(r.counter_pos_dis) >=
86         ↪ signed(sys_i.pulse_pos_dis_duration) - 1 then
87         v.counter_pos_dis := (others => '0');
88         v.number_counter := slv(signed(v.number_counter) + 1);
89         ↪ --increment counter in monopolar mode
90         if signed(v.number_counter) >= signed(sys_i.pulse_number)
91             ↪ then
92             if signed(r.burst_counter) >= signed(sys_i.burst_number) -
93                 ↪ 1 then
94                 v.state := fsm_sleep;
95             else
96                 v.state := fsm_pause_burst; --Don't like this-----
97             end if;
98         else
99             v.state := fsm_pause_mono;
100         end if;
101     else
102         v.counter_pos_dis := slv(signed(v.counter_pos_dis) + 1);
103         ↪ --increment state counter
104     end if;
105 --Pause Monopolar
106 when fsm_pause_mono =>
107     if signed(r.counter_pause_mono) >=
108         ↪ signed(sys_i.pause_mono_duration) - 1 then
109         v.counter_pause_mono := (others => '0');
110         v.state := fsm_pos_prep;
111     else
112         v.counter_pause_mono := slv(signed(v.counter_pause_mono) +
113             ↪ 1); --increment state counter
114     end if;
115 --Pause Burst
116 when fsm_pause_burst =>

```

```

1107         if signed(r.counter_pause_burst) >=
1108             ↪ signed(sys_i.pause_burst_duration) - 1 then
1109             v.counter_pause_burst := (others => '0');
1110             v.number_counter := (others => '0');
1111             v.burst_counter := slv(signed(v.burst_counter) + 1);
1112             ↪ --increment burst counter
1113             v.state := fsm_pos_prep;
1114         else
1115             v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
1116             ↪ 1); --increment state counter
1117         end if;
1118         --Should never come here.
1119         when others =>
1120             null;
1121         end case;
1122     end case;
1123
1124     ↪ -----
1125     --One-shot trigger
1126     if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
1127         v.trigger_start := '1';
1128     else
1129         v.trigger_start := '0';
1130     end if;
1131
1132     ↪ -----
1133     --reset system
1134     if reset = '1' then
1135         v := init;
1136     end if;
1137
1138     ↪ -----
1139     sys_o.state_out <= r.state; --set output
1140     rin <= v; --update next state
1141
1142     ↪ -----
1143     end process comb;
1144
1145     ↪ -----
1146     regs: process(clk)
1147     begin
1148         ↪ -----
1149         if rising_edge(clk) then
1150             r <= rin;
1151             r.trigger_flag <= sys_i.GEN_START;
1152         end if;
1153         ↪ -----
1154     end process regs;

```

```

146
147     ↪ -----
end Behavioral;

```

6 Bipolar_simple.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.generator.ALL;
5
6  entity Bipolar_Simple is
7      port(
8          clk, reset : in std_logic;
9          sys_i : in bipolar_simple_in_type;
10         sys_o : out bipolar_simple_out_type
11     );
12 end Bipolar_Simple;
13
14 architecture Behavioral of Bipolar_Simple is
15
16     type reg_type is record
17         state: state_type;
18         counter_pos_gen:
19             ↪ std_logic_vector(sys_i.pulse_pos_gen_duration'range);
20         counter_neg_gen:
21             ↪ std_logic_vector(sys_i.pulse_pos_gen_duration'range);
22         counter_pause_mono:
23             ↪ std_logic_vector(sys_i.pause_mono_duration'range);
24         counter_pause_bipol:
25             ↪ std_logic_vector(sys_i.pause_mono_duration'range);
26         counter_pause_burst:
27             ↪ std_logic_vector(sys_i.pause_burst_duration'range);
28         number_counter: std_logic_vector(sys_i.pulse_number'range);
29         burst_counter : std_logic_vector(sys_i.burst_number'range);
30         trigger_flag, trigger_start: std_logic;
31     end record;
32
33     constant init : reg_type := (
34         state => fsm_sleep,
35         counter_pos_gen => (others => '0'),
36         counter_neg_gen => (others => '0'),
37         counter_pause_mono => (others => '0'),
38         counter_pause_bipol => (others => '0'),
39         counter_pause_burst => (others => '0'),
40         number_counter => (others => '0'),
41         burst_counter => (others => '0'),

```

```

37     trigger_flag => '0',
38     trigger_start => '0'
39 );
40
41 --main signals
42 signal r, rin: reg_type := init;
43
44 subtype slv is std_logic_vector; -- abbreviation
45
46 begin
47 -----
48 comb: process(reset, r, sys_i)
49     variable v: reg_type;
50     begin
51
52         ↪ -----
53         --Copy current state to variable
54         v := r;
55
56         ↪ -----
57         --State Machine
58         case r.state is
59             --Sleep State
60             when fsm_sleep =>
61                 if r.trigger_start = '1' then
62                     v.state := fsm_pos_gen;
63                 else
64                     v := init; --stay sleeping
65                 end if;
66             --Positive Generation
67             when fsm_pos_gen =>
68                 if signed(r.counter_pos_gen) >=
69                     ↪ signed(sys_i.pulse_pos_gen_duration) - 1 then
70                     v.counter_pos_gen := (others => '0');
71                     v.state := fsm_pause_mono;
72                 else
73                     v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
74                     ↪ --increment state counter
75                 end if;
76             --Pause Monopolar
77             when fsm_pause_mono =>
78                 if signed(r.counter_pause_mono) >=
79                     ↪ signed(sys_i.pause_mono_duration) - 1 then
80                     v.counter_pause_mono := (others => '0');
81                     v.state := fsm_neg_gen;
82                 else
83                     v.counter_pause_mono := slv(signed(v.counter_pause_mono) + 1);
84                     ↪ --increment state counter
85                 end if;
86             --Negative Generation

```

```

81     when fsm_neg_gen =>
82         if signed(r.counter_neg_gen) >=
83             ↪ signed(sys_i.pulse_neg_gen_duration) - 1 then
84             v.counter_neg_gen := (others => '0');
85             v.number_counter := slv(signed(v.number_counter) + 1);
86             ↪ --increment counter in monopolar mode
87             if signed(v.number_counter) >= signed(sys_i.pulse_number) then
88                 if signed(r.burst_counter) >= signed(sys_i.burst_number) - 1
89                     then
90                     v.state := fsm_sleep;
91                 else
92                     v.state := fsm_pause_burst; --Don't like this-----
93                     end if;
94                 else
95                     v.state := fsm_pause_bipol;
96                     end if;
97             else
98                 v.counter_neg_gen := slv(signed(v.counter_neg_gen) + 1);
99                 ↪ --increment state counter
100             end if;
101         --Pause Bipolar
102     when fsm_pause_bipol =>
103         if signed(r.counter_pause_bipol) >=
104             ↪ signed(sys_i.pause_bipol_duration) - 1 then
105             v.counter_pause_bipol := (others => '0');
106             v.state := fsm_pos_gen;
107         else
108             v.counter_pause_bipol := slv(signed(v.counter_pause_bipol) +
109                 ↪ 1); --increment state counter
110         end if;
111     --Pause Burst
112     when fsm_pause_burst =>
113         if signed(r.counter_pause_burst) >=
114             ↪ signed(sys_i.pause_burst_duration) - 1 then
115             v.counter_pause_burst := (others => '0');
116             v.number_counter := (others => '0');
117             v.burst_counter := slv(signed(v.burst_counter) + 1);
118             ↪ --increment burst counter
119             v.state := fsm_pos_gen;
120         else
121             v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
122                 ↪ 1); --increment state counter
123         end if;
124     --Should never come here.
125     when others =>
126         null;
127     end case;
128
129     ↪ =====
130     --One-shot trigger

```



```

121     if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
122         v.trigger_start := '1';
123     else
124         v.trigger_start := '0';
125     end if;
126
127     ↪ -----
128     --reset system
129     if reset = '1' then
130         v := init;
131     end if;
132
133     ↪ -----
134     sys_o.state_out <= r.state; --set output
135     rin <= v; --update next state
136
137     ↪ -----
138     end process comb;
139
140     -----
141     regs: process(clk)
142     begin
143         if rising_edge(clk) then
144             r <= rin;
145             r.trigger_flag <= sys_i.GEN_START;
146         end if;
147     end process regs;
148
149     -----
150
151 end Behavioral;

```

7 Bipolar_full.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.generator.ALL;
5
6  entity Bipolar_full is
7      port(
8          clk, reset : in std_logic;
9          sys_i : in bipolar_full_in_type;
10         sys_o : out bipolar_full_out_type
11     );
12 end Bipolar_full;
13
14 architecture Behavioral of Bipolar_full is
15

```

```

16  type reg_type is record
17      state: state_type;
18      counter_pos_prep:
19          ⇐ std_logic_vector(sys_i.pulse_pos_prep_duration'range);
20      counter_pos_gen: std_logic_vector(sys_i.pulse_pos_gen_duration'range);
21      counter_pos_dis: std_logic_vector(sys_i.pulse_pos_dis_duration'range);
22      counter_neg_prep:
23          ⇐ std_logic_vector(sys_i.pulse_neg_prep_duration'range);
24      counter_neg_gen: std_logic_vector(sys_i.pulse_neg_gen_duration'range);
25      counter_neg_dis: std_logic_vector(sys_i.pulse_neg_dis_duration'range);
26      counter_pause_mono: std_logic_vector(sys_i.pause_mono_duration'range);
27      counter_pause_bipol: std_logic_vector(sys_i.pause_mono_duration'range);
28      counter_pause_burst:
29          ⇐ std_logic_vector(sys_i.pause_burst_duration'range);
30      number_counter: std_logic_vector(sys_i.pulse_number'range);
31      burst_counter : std_logic_vector(sys_i.burst_number'range);
32      trigger_flag, trigger_start: std_logic;
33  end record;
34
35  constant init : reg_type := (
36      state => fsm_sleep,
37      counter_pos_gen => (others => '0'),
38      counter_pos_prep => (others => '0'),
39      counter_pos_dis => (others => '0'),
40      counter_neg_gen => (others => '0'),
41      counter_neg_prep => (others => '0'),
42      counter_neg_dis => (others => '0'),
43      counter_pause_mono => (others => '0'),
44      counter_pause_bipol => (others => '0'),
45      counter_pause_burst => (others => '0'),
46      number_counter => (others => '0'),
47      burst_counter => (others => '0'),
48      trigger_flag => '0',
49      trigger_start => '0'
50  );
51
52  --main signals
53  signal r, rin: reg_type := init;
54
55  subtype slv is std_logic_vector; -- abbreviation
56
57  begin
58
59      ⇐ -----
60      comb: process(reset, r, sys_i)
61          variable v: reg_type;
62          begin
63
64          ⇐ -----
65          --Copy current state to variable

```

```

61     v := r;
62
63     ↪ -----
64     --State Machine
65     case r.state is
66         --Sleep State
67         when fsm_sleep =>
68             if r.trigger_start = '1' then
69                 v.state := fsm_pos_prep;
70             else
71                 v := init; --stay sleeping
72             end if;
73         --Positive Preparation
74         when fsm_pos_prep =>
75             if unsigned(r.counter_pos_prep) >=
76                 ↪ unsigned(sys_i.pulse_pos_prep_duration) - 1 then
77                 v.counter_pos_prep := (others => '0');
78                 v.state := fsm_pos_gen;
79             else
80                 v.counter_pos_prep := slv(signed(v.counter_pos_prep) + 1);
81                 ↪ --increment state counter
82             end if;
83         --Positive Generation
84         when fsm_pos_gen =>
85             if signed(r.counter_pos_gen) >=
86                 ↪ signed(sys_i.pulse_pos_gen_duration) - 1 then
87                 v.counter_pos_gen := (others => '0');
88                 v.state := fsm_pos_dis;
89             else
90                 v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
91                 ↪ --increment state counter
92             end if;
93         --Positive Discharge
94         when fsm_pos_dis =>
95             if signed(r.counter_pos_dis) >=
96                 ↪ signed(sys_i.pulse_pos_dis_duration) - 1 then
97                 v.counter_pos_dis := (others => '0');
98                 v.state := fsm_pause_mono;
99             else
100                 v.counter_pos_dis := slv(signed(v.counter_pos_dis) + 1);
101                 ↪ --increment state counter
102             end if;
103         --Pause Monopolar
104         when fsm_pause_mono =>
105             if signed(r.counter_pause_mono) >=
106                 ↪ signed(sys_i.pause_mono_duration) - 1 then
107                 v.counter_pause_mono := (others => '0');
108                 v.state := fsm_neg_prep;
109             else
110

```

```

102         v.counter_pause_mono := slv(signed(v.counter_pause_mono) +
103         ↪ 1); --increment state counter
104     end if;
105     --Negative Preparation
106     when fsm_neg_prep =>
107         if unsigned(r.counter_neg_prep) >=
108         ↪ unsigned(sys_i.pulse_neg_prep_duration) - 1 then
109             v.counter_neg_prep := (others => '0');
110             v.state := fsm_neg_gen;
111         else
112             v.counter_neg_prep := slv(signed(v.counter_neg_prep) + 1);
113             ↪ --increment state counter
114         end if;
115     --Negative Generation
116     when fsm_neg_gen =>
117         if signed(r.counter_neg_gen) >=
118         ↪ signed(sys_i.pulse_neg_gen_duration) - 1 then
119             v.counter_neg_gen := (others => '0');
120             v.state := fsm_neg_dis;
121         else
122             v.counter_neg_gen := slv(signed(v.counter_neg_gen) + 1);
123             ↪ --increment state counter
124         end if;
125     --Negative Discharge
126     when fsm_neg_dis =>
127         if signed(r.counter_neg_dis) >=
128         ↪ signed(sys_i.pulse_neg_dis_duration) - 1 then
129             v.counter_neg_dis := (others => '0');
130             v.number_counter := slv(signed(v.number_counter) + 1);
131             ↪ --increment counter in monopolar mode
132             if signed(v.number_counter) >= signed(sys_i.pulse_number)
133             ↪ then
134                 if signed(r.burst_counter) >= signed(sys_i.burst_number) -
135                 ↪ 1 then
136                     v.state := fsm_sleep;
137                 else
138                     v.state := fsm_pause_burst; --Don't like this-----
139                 end if;
140             else
141                 v.state := fsm_pause_bipol;
142             end if;
143         else
144             v.counter_neg_dis := slv(signed(v.counter_neg_dis) + 1);
145             ↪ --increment state counter
146         end if;
147     --Pause Bipolar
148     when fsm_pause_bipol =>
149         if signed(r.counter_pause_bipol) >=
150         ↪ signed(sys_i.pause_bipol_duration) - 1 then
151             v.counter_pause_bipol := (others => '0');

```

```

141         v.state := fsm_pos_prep;
142     else
143         v.counter_pause_bipol := slv(signed(v.counter_pause_bipol) +
144             ↪ 1); --increment state counter
145     end if;
146     --Pause Burst
147     when fsm_pause_burst =>
148         if signed(r.counter_pause_burst) >=
149             ↪ signed(sys_i.pause_burst_duration) - 1 then
150             v.counter_pause_burst := (others => '0');
151             v.number_counter := (others => '0');
152             v.burst_counter := slv(signed(v.burst_counter) + 1);
153             ↪ --increment burst counter
154             v.state := fsm_pos_prep;
155         else
156             v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
157                 ↪ 1); --increment state counter
158         end if;
159         --Should never come here.
160         when others =>
161             null;
162     end case;
163
164     ↪ =====
165     --One-shot trigger
166     if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
167         v.trigger_start := '1';
168     else
169         v.trigger_start := '0';
170     end if;
171
172     ↪ =====
173     --reset system
174     if reset = '1' then
175         v := init;
176     end if;
177
178     ↪ =====
179     sys_o.state_out <= r.state;
180     rin <= v; --update next state
181
182     ↪ =====
183 end process comb;
184
185     ↪ =====
186 regs: process(clk)
187 begin
188     ↪ =====
189     if rising_edge(clk) then

```

```

181         r <= rin;
182         r.trigger_flag <= sys_i.GEN_START;
183     end if;
184
185     ↪ -----
186     end process regs;
187
188     ↪ -----
189 end Behavioral;

```

8 State_Mux.vhd

```

1  library ieee ;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.generator.state_type;
5
6
7  entity State_MUX is
8      port(
9          --input
10         mon_simple_in: in state_type;
11         mon_full_in: in state_type;
12         bi_simple_in: in state_type;
13         bi_full_in: in state_type;
14         s: in std_logic_vector(1 downto 0);
15         --output
16         state_out: out state_type
17     );
18 end State_MUX;
19
20 architecture rtl of State_MUX is
21
22     type t_array_mux is array (0 to 3) of state_type;
23
24     signal array_mux : t_array_mux;
25
26 begin
27     array_mux(0) <= mon_simple_in;
28     array_mux(1) <= mon_full_in;
29     array_mux(2) <= bi_simple_in;
30     array_mux(3) <= bi_full_in;
31
32     state_out <= array_mux(to_integer(unsigned(s)));
33 end rtl;

```

9 State_Decoder.vhd

```
1  library ieee ;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use work.generator.all;
5
6
7  entity State_Decoder is
8      -- generic(
9      --     out_sleep: std_logic_vector(3 downto 0) := "0000";
10     --     out_pos_prep: std_logic_vector(3 downto 0) := "0010";
11     --     out_pos_gen: std_logic_vector(3 downto 0) := "1010";
12     --     out_pos_dis: std_logic_vector(3 downto 0) := "0011";
13     --     out_neg_prep: std_logic_vector(3 downto 0) := "0001";
14     --     out_neg_gen: std_logic_vector(3 downto 0) := "0101";
15     --     out_neg_dis: std_logic_vector(3 downto 0) := "0011"
16     -- );
17  port(
18      clk, reset : in std_logic;
19      sys_i: in decoder_in_type;
20      sys_o: out decoder_out_type
21  );
22  end State_Decoder;
23
24  architecture Behavioral of State_Decoder is
25
26      type reg_type is record
27          state_load: state_type;
28          out_buff: decoder_out_type;
29          ICE_trigger: std_logic;
30      end record;
31
32      constant init: reg_type := (
33          state_load => fsm_sleep,
34          out_buff => (
35              GEN_END_OUT => '0',
36              GEN_POS_PULSE => '0',
37              GEN_NEG_PULSE => '0',
38              MOS_DRIVER_OUT => out_sleep
39          ),
40          ICE_trigger => '0'
41      );
42
43      signal r, rin : reg_type := init;
44  begin
45      -----
46      comb: process(sys_i, r, reset)
47          variable v : reg_type;
```

```

48 begin
49
↳ -----
50     v := r;
51
↳ -----
52     if reset = '1' then
53         v := init;
54     elsif r.ICE_trigger = '1' then
55         v.state_load := fsm_ICE;
56     else
57         v.state_load := sys_i.state_load;
58     end if;
59
↳ -----
60     if sys_i.ICE = '1' then
61         v.ICE_trigger := '1';
62         v.state_load := fsm_ICE;
63     end if;
64
↳ -----
65     case r.state_load is --determine outputs
66         when fsm_sleep =>
67             v.out_buff.GEN_END_OUT := '1';
68             v.out_buff.GEN_POS_PULSE := '0';
69             v.out_buff.GEN_NEG_PULSE := '0';
70             v.out_buff.MOS_DRIVER_OUT := out_sleep;
71         when fsm_pos_prep =>
72             v.out_buff.GEN_END_OUT := '0';
73             v.out_buff.GEN_POS_PULSE := '0';
74             v.out_buff.GEN_NEG_PULSE := '0';
75             v.out_buff.MOS_DRIVER_OUT := out_pos_prep;
76         when fsm_pos_gen =>
77             v.out_buff.GEN_END_OUT := '0';
78             v.out_buff.GEN_POS_PULSE := '1';
79             v.out_buff.GEN_NEG_PULSE := '0';
80             v.out_buff.MOS_DRIVER_OUT := out_pos_gen;
81         when fsm_pos_dis =>
82             v.out_buff.GEN_END_OUT := '0';
83             v.out_buff.GEN_POS_PULSE := '0';
84             v.out_buff.GEN_NEG_PULSE := '0';
85             v.out_buff.MOS_DRIVER_OUT := out_pos_dis;
86         when fsm_neg_prep =>
87             v.out_buff.GEN_END_OUT := '0';
88             v.out_buff.GEN_POS_PULSE := '0';
89             v.out_buff.GEN_NEG_PULSE := '0';
90             v.out_buff.MOS_DRIVER_OUT := out_neg_prep;
91         when fsm_neg_gen =>
92             v.out_buff.GEN_END_OUT := '0';
93             v.out_buff.GEN_POS_PULSE := '0';

```



```

94         v.out_buff.GEN_NEG_PULSE := '1';
95         v.out_buff.MOS_DRIVER_OUT := out_neg_gen;
96     when fsm_neg_dis =>
97         v.out_buff.GEN_END_OUT := '0';
98         v.out_buff.GEN_POS_PULSE := '0';
99         v.out_buff.GEN_NEG_PULSE := '0';
100        v.out_buff.MOS_DRIVER_OUT := out_neg_dis;
101    when fsm_pause_bipol | fsm_pause_mono | fsm_pause_burst =>
102        v.out_buff.GEN_END_OUT := '0';
103        v.out_buff.GEN_POS_PULSE := '0';
104        v.out_buff.GEN_NEG_PULSE := '0';
105        v.out_buff.MOS_DRIVER_OUT := out_sleep;
106    when fsm_ICE =>
107        v.out_buff.GEN_END_OUT := '1';
108        v.out_buff.GEN_POS_PULSE := '0';
109        v.out_buff.GEN_NEG_PULSE := '0';
110        v.out_buff.MOS_DRIVER_OUT := out_ICE;
111    when others =>
112        null;
113    end case;
114
115    ↵ -----
116    sys_o <= r.out_buff;
117    rin <= v;
118
119    ↵ -----
120    end process;
121
122    -----
123    reg: process(clk)
124    begin
125        ↵ -----
126        if rising_edge(clk) then
127            r <= rin;
128        end if;
129        ↵ -----
130    end process;
131
132    -----
133    end Behavioral;

```
