# Source Code for Control Unit of Electroporation Devices

Bob Van Elst

#### 1 Generics.vhd

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.NUMERIC_STD.ALL;
   package generator is
    --Vivado doesn't support generics in pacakges
    -- generic(
             state_counter_length: integer := 16;
             number_counter_length: integer := 8;
             burst_counter_length: integer := 8
    -- var:integer := 10;
11
12
13
      constant state_counter_length: integer := 32;
      constant state_counter_bipol_length: integer := 16;
      constant number_counter_length: integer := 8;
16
      constant burst_counter_length: integer := 8;
17
18
      constant out_sleep: std_logic_vector(3 downto 0):= "0000";
19
      constant out_pos_prep: std_logic_vector(3 downto 0):= "0010";
20
      constant out_pos_gen: std_logic_vector(3 downto 0):= "1010";
21
      constant out_pos_dis: std_logic_vector(3 downto 0):= "0011";
      constant out_neg_prep: std_logic_vector(3 downto 0):= "0001";
23
      constant out_neg_gen: std_logic_vector(3 downto 0):= "0101";
24
      constant out_neg_dis: std_logic_vector(3 downto 0):= "0011";
25
      constant out_ICE: std_logic_vector(3 downto 0):= "0011";
26
27
      type state_type is (
30
          fsm_sleep, --Do nothing here
31
          fsm_pos_prep, --Charge for pulsing (positive)
32
          fsm_pos_gen, --Start pulsing (positive)
33
          fsm_pos_dis, --Discharge pulsing (positive)
34
          fsm_pause_mono, --Pause after positive pulsing
```

```
fsm_neg_prep, --Charge for pulsing (negative)
36
          fsm_neg_gen, --Start pulsing (negative)
37
          fsm_neg_dis, --Discharge pulsing (negative)
38
          {\tt fsm\_pause\_bipol, --} \textit{Pause after negative pulsing}
39
          fsm_pause_burst, --Pause between two pulse funcitons
40
          fsm_ICE -- In Case of Emergency state, discharge everything
41
      );
42
43
      --Monopolar
44
      \hookrightarrow Simple----
      type mon_simple_in_type is record
45
        GEN_START: std_logic;
46
        pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
47
        burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
48
49
        pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
50

→ downto 0);
51
        pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
52
        pause_burst_duration: std_logic_vector(state_counter_length - 1
53

    downto 0);

      end record;
54
      type mon_simple_out_type is record
56
        state_out: state_type;
57
      end record;
58
59
      component Monopolar_Simple
60
        port(
61
          clk, reset : in std_logic;
62
          sys_i : in mon_simple_in_type;
          sys_o : out mon_simple_out_type
64
        );
65
      end component;
66
      --Bipolar
67
      \hookrightarrow Simple-----
      type bipol_simple_in_type is record
68
        GEN_START: std_logic;
69
        pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
70
        burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
71
72
        pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
73
        → downto 0);
        pulse_neg_gen_duration: std_logic_vector(state_counter_length - 1
74

    downto 0);
75
        pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
76
        → 0):
```

```
pause_bipol_duration: std_logic_vector(state_counter_length - 1
77

→ downto 0);
        pause_burst_duration: std_logic_vector(state_counter_length - 1
78

→ downto 0);
       end record;
79
80
       type bipol_simple_out_type is record
81
        state_out: state_type;
82
       end record;
83
       component Bipolar_Simple
        port(
86
           clk, reset : in std_logic;
87
           sys_i : in bipol_simple_in_type;
88
           sys_o : out bipol_simple_out_type
89
        );
90
       end component;
91
       --Monopolar
92
       \hookrightarrow Full----
       type mon_full_in_type is record
93
         GEN_START: std_logic;
94
         pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
95
         burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
         pulse_pos_prep_duration: std_logic_vector(state_counter_bipol_length
         \rightarrow - 1 downto 0);
         pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
98

→ downto 0);
        pulse_pos_dis_duration: std_logic_vector(state_counter_bipol_length -
99
         \rightarrow 1 downto 0);
        pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
100
         pause_burst_duration: std_logic_vector(state_counter_length - 1
101

→ downto 0);
       end record;
102
103
       type mon_full_out_type is record
104
         state_out: state_type;
105
       end record;
106
107
       component Monopolar_Full
108
        port(
109
           clk, reset : in std_logic;
110
           sys_i : in mon_full_in_type;
111
           sys_o : out mon_full_out_type
112
        );
113
114
       end component;
       --Bipolar Full-----
115
       type bipol_full_in_type is record
116
         GEN_START: std_logic;
117
         pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
118
```

```
burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
119
         pulse_pos_prep_duration: std_logic_vector(state_counter_bipol_length
120
         \rightarrow - 1 downto 0);
         pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
121
         → downto 0);
         pulse_pos_dis_duration: std_logic_vector(state_counter_bipol_length -
122
         \rightarrow 1 downto 0);
         pulse_neg_prep_duration: std_logic_vector(state_counter_bipol_length
123
         \rightarrow - 1 downto 0);
         pulse_neg_gen_duration: std_logic_vector(state_counter_length - 1
124

    downto 0);
         pulse_neg_dis_duration: std_logic_vector(state_counter_bipol_length -
125
         \rightarrow 1 downto 0);
         pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
126
         → 0);
         pause_bipol_duration: std_logic_vector(state_counter_length - 1
127
         \rightarrow downto 0);
         pause_burst_duration: std_logic_vector(state_counter_length - 1

→ downto 0);
       end record;
129
130
       type bipol_full_out_type is record
131
         state_out: state_type;
132
       end record;
134
       component Bipolar_Full
135
         port(
136
           clk, reset : in std_logic;
137
           sys_i : in bipol_full_in_type;
138
           sys_o : out bipol_full_out_type
139
         );
140
       end component;
141
142
       --One-shot and
143
       \hookrightarrow lock-----
       type latch_full_type is record
144
         s: std_logic_vector(1 downto 0);
145
         GEN_START: std_logic;
146
         pulse_number: std_logic_vector(number_counter_length - 1 downto 0);
147
         burst_number: std_logic_vector(burst_counter_length - 1 downto 0);
148
         pulse_pos_prep_duration: std_logic_vector(state_counter_bipol_length
149
         \rightarrow - 1 downto 0);
         pulse_pos_gen_duration: std_logic_vector(state_counter_length - 1
150

→ downto 0);
         pulse_pos_dis_duration: std_logic_vector(state_counter_bipol_length -
151
         \rightarrow 1 downto 0);
         pulse_neg_prep_duration: std_logic_vector(state_counter_bipol_length
152
         \rightarrow - 1 downto 0);
         pulse_neg_gen_duration: std_logic_vector(state_counter_length - 1
153

    downto 0):
```

```
pulse_neg_dis_duration: std_logic_vector(state_counter_bipol_length -
154
         \rightarrow 1 downto 0);
         pause_mono_duration: std_logic_vector(state_counter_length - 1 downto
155
         → 0);
         pause_bipol_duration: std_logic_vector(state_counter_length - 1

→ downto 0);
         pause_burst_duration: std_logic_vector(state_counter_length - 1
157

    downto 0);
       end record;
158
159
       component One_Shot_Latch
160
         port(
161
           clk, reset : in std_logic;
162
           sys_i : in latch_full_type;
163
           gen_mon_simple: out mon_simple_in_type;
164
           gen_mon_full: out mon_full_in_type;
165
           gen_bipol_simple: out bipol_simple_in_type;
166
           gen_bipol_full: out bipol_full_in_type;
167
           mux_select: out std_logic_vector(1 downto 0)
168
         );
169
       end component;
170
171
       --State_MUX-----
172
       component State_MUX
173
         port(
174
           mon_simple_in: in state_type;
175
           mon_full_in: in state_type;
176
           bi_simple_in: in state_type;
177
           bi_full_in: in state_type;
178
           s: in std_logic_vector(1 downto 0);
179
           state_out: out state_type
         );
181
       end component;
182
183
       --State
184
       \hookrightarrow Decoder-----
       type decoder_in_type is record
185
         state_load: state_type;
186
         ICE: std_logic;
187
       end record;
188
       type decoder_out_type is record
189
         GEN_END_OUT: std_logic;
190
         GEN_POS_PULSE: std_logic;
191
         GEN_NEG_PULSE: std_logic;
192
         MOS_DRIVER_OUT: std_logic_vector(3 downto 0);
193
194
       end record;
       component State_Decoder
195
         port(
196
           clk, reset : in std_logic;
197
           sys_i: in decoder_in_type;
198
```

```
sys_o: out decoder_out_type
);
end component;
end package;
```

#### 2 Generator\_Wrapper.vhd

```
library ieee ;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use work.generator.all;
    entity Gen_wrapper is
        generic(
9
          state counter length: integer := 16;
10
          number_counter_length: integer := 8;
11
          burst_counter_length: integer := 8
12
        ):
13
14
      port(
15
        Clk, Reset : in std_logic;
16
        ICE_in: in std_logic;
17
        GEN_START: in std_logic;
18
        bipol_enable: in std_logic;
19
        pre_post_enable: in std_logic;
20
        pulse_number: in std_logic_vector(number_counter_length - 1 downto
21
        burst_number: in std_logic_vector(burst_counter_length - 1 downto 0);
22
23
        pause_mono_duration: in std_logic_vector(state_counter_length - 1
24

→ downto 0);
        pause_bipol_duration: in std_logic_vector(state_counter_length - 1
        \rightarrow downto 0);
        pause_burst_duration: in std_logic_vector(state_counter_length - 1
26

→ downto 0);
27
        pulse_pos_gen_duration: in std_logic_vector(state_counter_length - 1
        \rightarrow downto 0);
        pulse_neg_gen_duration: in std_logic_vector(state_counter_length - 1

→ downto 0);
30
        pulse_pos_prep_duration: in
31

    std_logic_vector(state_counter_bipol_length - 1 downto 0);

        pulse_neg_prep_duration: in
32

    std_logic_vector(state_counter_bipol_length - 1 downto 0);
```

```
33
        pulse_pos_dis_duration: in
34

    std_logic_vector(state_counter_bipol_length - 1 downto 0);

        pulse_neg_dis_duration: in
35

    std_logic_vector(state_counter_bipol_length - 1 downto 0);

36
37
        GEN_END_OUT: out std_logic;
38
        GEN_POS_PULSE: out std_logic;
39
        GEN_NEG_PULSE: out std_logic;
40
        MOS_DRIVER_OUT: out std_logic_vector(3 downto 0)
42
    end Gen_wrapper;
43
44
    architecture rtl of Gen_wrapper is
45
46
      signal connect_latch1_gen1: mon_simple_in_type;
47
      signal connect_latch1_gen2: mon_full_in_type;
48
      signal connect_latch1_gen3: bipol_simple_in_type;
49
      signal connect_latch1_gen4: bipol_full_in_type;
50
      signal connect_gen1_mux1: state_type;
51
      signal connect_gen2_mux1: state_type;
52
      signal connect_gen3_mux1: state_type;
53
      signal connect_gen4_mux1: state_type;
      signal connect_mux1_decoder1: state_type;
      signal sleeping: state_type := fsm_sleep;
56
        signal latched_params: latch_full_type;
57
      signal latched_mux_select: std_logic_vector(1 downto 0);
58
59
60
    begin
      latch1: One_Shot_Latch
61
        port map (
62
          --inputs
63
          clk => Clk,
64
          reset => Reset,
65
          sys_i.s(1) => bipol_enable,
66
          sys_i.s(0) => pre_post_enable,
67
          sys_i.GEN_START => GEN_START,
          sys_i.pulse_number => pulse_number,
69
          sys_i.burst_number => burst_number,
70
          sys_i.pulse_pos_prep_duration => pulse_pos_prep_duration,
71
          sys_i.pulse_pos_gen_duration => pulse_pos_gen_duration,
72
          sys_i.pulse_pos_dis_duration => pulse_pos_dis_duration,
73
          sys_i.pulse_neg_prep_duration => pulse_neg_prep_duration,
74
          sys_i.pulse_neg_gen_duration => pulse_neg_gen_duration,
75
76
          sys_i.pulse_neg_dis_duration => pulse_neg_dis_duration,
          sys_i.pause_mono_duration => pause_mono_duration,
77
          sys_i.pause_bipol_duration => pause_bipol_duration,
78
          sys_i.pause_burst_duration => pause_burst_duration,
79
          --putputs
```

```
gen_mon_simple => connect_latch1_gen1,
81
           gen_mon_full => connect_latch1_gen2,
82
           gen_bipol_simple => connect_latch1_gen3,
83
           gen_bipol_full => connect_latch1_gen4,
84
           mux_select => latched_mux_select
85
86
87
       gen1: Monopolar_Simple
88
         port map (
89
           --inputs
90
           clk => Clk,
91
           reset => Reset,
92
           sys_i => connect_latch1_gen1,
93
             sys_i.GEN_START => latched_params.GEN_START,
94
             sys_i.pulse_number => latched_params.pulse_number,
95
             sys_i.burst_number => latched_params.burst_number,
96
             sys_i.pulse_pos_gen_duration =>
97
         latched\_params.pulse\_pos\_gen\_duration,
             sys_i.pause_mono_duration => latched_params.pause_mono_duration,
98
             sys_i.pause_burst_duration =>
99
         latched_params.pause_burst_duration,
           --outputs
100
           sys_o.state_out => connect_gen1_mux1
101
         );
102
       gen2: Monopolar_Full
103
         port map (
104
           --inputs
105
           clk => Clk,
106
           reset => Reset,
107
           sys_i => connect_latch1_gen2,
108
             sys_i.GEN_START => latched_params.GEN_START,
109
             sys_i.pulse_number => latched_params.pulse_number,
110
             sys_i.burst_number => latched_params.burst_number,
111
             sys_i.pulse_pos_prep_duration =>
112
         latched_params.pulse_pos_prep_duration,
             sys_i.pulse_pos_gen_duration =>
113
         latched_params.pulse_pos_gen_duration,
             sys_i.pulse_pos_dis_duration =>
114
         latched_params.pulse_pos_dis_duration,
     \hookrightarrow
             sys_i.pause_mono_duration => latched_params.pause_mono_duration,
115
             sys i.pause burst duration =>
116
        latched_params.pause_burst_duration,
           --outputs
117
           sys_o.state_out => connect_gen2_mux1
118
         ):
119
120
       gen3: Bipolar_Simple
        port map (
121
           --inputs
122
           clk => Clk,
123
           reset => Reset,
124
```

```
sys_i => connect_latch1_gen3,
125
              sys_i.GEN_START => latched_params.GEN_START,
126
              sys_i.pulse_number => latched_params.pulse_number,
127
              sys_i.burst_number => latched_params.burst_number,
128
              sys_i.pulse_pos_gen_duration =>
         latched_params.pulse_pos_gen_duration,
              sys_i.pulse_neq_gen_duration =>
130
         latched_params.pulse_neg_gen_duration,
     \hookrightarrow
              sys_i.pause_mono_duration => latched_params.pause_mono_duration,
131
              sys_i.pause_bipol_duration =>
132
         latched_params.pause_bipol_duration,
              sys_i.pause_burst_duration =>
133
         latched_params.pause_burst_duration,
134
           sys_o.state_out => connect_gen3_mux1
135
         ):
136
       gen4: Bipolar_Full
137
         port map (
           --inputs
139
           clk => Clk,
140
           reset => Reset,
141
           sys_i => connect_latch1_gen4,
142
              sys_i.GEN_START => latched_params.GEN_START,
143
              sys_i.pulse_number => latched_params.pulse_number,
              sys_i.burst_number => latched_params.burst_number,
145
              sys_i.pulse_pos_prep_duration =>
146
         latched_params.pulse_pos_prep_duration,
              sys_i.pulse_pos_gen_duration =>
147
         latched_params.pulse_pos_gen_duration,
     \hookrightarrow
              sys_i.pulse_pos_dis_duration =>
148
         latched_params.pulse_pos_dis_duration,
              sys_i.pulse_neg_prep_duration =>
149
         latched_params.pulse_neg_prep_duration,
     \hookrightarrow
              sys i.pulse neg gen duration =>
150
         latched_params.pulse_neg_gen_duration,
     \hookrightarrow
              sys_i.pulse_neg_dis_duration =>
151
         latched\_params.pulse\_neg\_dis\_duration,
              sys_i.pause_mono_duration => latched_params.pause_mono_duration,
152
              sys_i.pause_bipol_duration =>
153
         latched_params.pause_bipol_duration,
     \hookrightarrow
              sys i.pause burst duration =>
154
        latched_params.pause_burst_duration,
           --outputs
155
           sys_o.state_out => connect_gen4_mux1
156
         );
157
158
       mux1: State_MUX
         port map(
159
            --inputs
160
           mon_simple_in => connect_gen1_mux1,
161
           mon_full_in => connect_gen2_mux1,
162
```

```
bi_simple_in => connect_gen3_mux1,
163
           bi_full_in => connect_gen4_mux1,
164
           s => latched_mux_select,
165
           --outputs
166
           state_out => connect_mux1_decoder1
         );
168
169
       decoder1: State_Decoder
170
         port map(
171
           --inputs
172
           clk => Clk,
173
           reset => Reset,
           sys_i.state_load => connect_mux1_decoder1,
175
           sys_i.ICE => ICE_in,
176
           --outputs
177
           sys_o.GEN_END_OUT => GEN_END_OUT,
178
           sys_o.GEN_POS_PULSE => GEN_POS_PULSE,
179
           sys_o.GEN_NEG_PULSE => GEN_NEG_PULSE,
           sys_o.MOS_DRIVER_OUT => MOS_DRIVER_OUT
181
         );
182
183
     end rtl;
184
```

## 3 One\_shot\_latch.vhd

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use work.generator.all;
6
    entity One_Shot_Latch is
7
     port(
        clk, reset : in std_logic;
        sys_i : in latch_full_type;
        gen_mon_simple: out mon_simple_in_type;
11
        gen_mon_full: out mon_full_in_type;
12
        gen_bipol_simple: out bipol_simple_in_type;
13
        gen_bipol_full: out bipol_full_in_type;
14
        mux_select: out std_logic_vector(1 downto 0)
15
      );
    end One_Shot_Latch;
18
    architecture Behavioral of One_Shot_Latch is
19
20
      type reg_type is record
21
        -- load: std_logic;
22
```

```
latched_outputs: latch_full_type;
23
        gen_mon_simple: mon_simple_in_type;
24
        gen_mon_full: mon_full_in_type;
25
        gen_bipol_simple: bipol_simple_in_type;
26
        gen_bipol_full: bipol_full_in_type;
27
        trigger_flag: std_logic;
28
        trigger_start: std_logic;
29
      end record;
30
31
      constant init_mon_simple: mon_simple_in_type := (
32
        GEN_START => 'O',
33
        pulse_number => (others => '0'),
34
        burst_number => (others => '0'),
35
        pulse_pos_gen_duration => (others => '0'),
36
        pause_mono_duration => (others => '0'),
37
        pause_burst_duration => (others => '0')
38
39
      constant init_mon_full: mon_full_in_type := (
40
        GEN_START => 'O',
41
        pulse_number => (others => '0'),
42
        burst_number => (others => '0'),
43
        pulse_pos_prep_duration => (others => '0'),
        pulse_pos_gen_duration => (others => '0'),
45
        pulse_pos_dis_duration => (others => '0'),
        pause_mono_duration => (others => '0'),
        pause_burst_duration => (others => '0')
48
49
      constant init_bipol_simple: bipol_simple_in_type := (
50
        GEN_START => 'O',
51
        pulse_number => (others => '0'),
52
        burst_number => (others => '0'),
53
        pulse_pos_gen_duration => (others => '0'),
        pulse_neg_gen_duration => (others => '0'),
55
        pause_mono_duration => (others => '0'),
56
        pause_bipol_duration => (others => '0'),
57
        pause_burst_duration => (others => '0')
58
59
      constant init_bipol_full: bipol_full_in_type := (
60
        GEN_START => 'O',
61
        pulse_number => (others => '0'),
62
        burst_number => (others => '0'),
63
        pulse_pos_prep_duration => (others => '0'),
64
        pulse_pos_gen_duration => (others => '0'),
65
        pulse_pos_dis_duration => (others => '0'),
66
        pulse_neg_prep_duration => (others => '0'),
        pulse_neg_gen_duration => (others => '0'),
        pulse_neg_dis_duration => (others => '0'),
69
        pause_mono_duration => (others => '0'),
70
        pause_bipol_duration => (others => '0'),
71
        pause_burst_duration => (others => '0')
72
```

```
);
73
74
       constant init: reg_type := (
75
         latched_outputs => (
76
           s => "00",
77
           GEN_START => '0',
78
           pulse_number => (others => '0'),
79
           burst_number => (others => '0'),
80
           pulse_pos_prep_duration => (others => '0'),
81
           pulse_pos_gen_duration => (others => '0'),
82
           pulse_pos_dis_duration => (others => '0'),
           pulse_neg_prep_duration => (others => '0'),
           pulse_neg_gen_duration => (others => '0'),
85
           pulse_neg_dis_duration => (others => '0'),
86
           pause_mono_duration => (others => '0'),
87
           pause_bipol_duration => (others => '0'),
88
           pause_burst_duration => (others => '0')
89
         ),
90
         gen_mon_simple => init_mon_simple,
91
         gen_mon_full => init_mon_full,
92
         gen_bipol_simple => init_bipol_simple,
93
         gen_bipol_full => init_bipol_full,
         trigger_flag => '0',
95
         trigger_start => '0'
97
98
       signal r, rin : reg_type := init;
99
100
     begin
101
       comb: process(sys_i, r, reset)
102
       variable v : reg_type;
       begin
104
         v := r;
105
106
         --One-shot trigger
107
         if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
108
           v.trigger_start := '1';
109
         else
110
           v.trigger_start := '0';
111
         end if;
112
113
         --latch the values
114
115
         if r.trigger_start = '1' then
116
           v.latched_outputs := sys_i;
117
           v.latched_outputs.GEN_START := '1'; --for redundancy in case
118
           → GEN_START goes low very quickly.
         else
119
```

```
v.latched_outputs := v.latched_outputs;
120
          v.latched_outputs.GEN_START := '0'; --need this for consecutive
121

    Generations.

        end if;
122
         ______
        --reset system
124
        if reset = '1' then
125
         v := init;
126
        end if;
127
         ______
        mux_select <= r.latched_outputs.s;</pre>
129
        case( r.latched_outputs.s) is
130
          when "00" => --Monopolar simple
131
            --set gen values
132
            v.gen_mon_simple.GEN_START := r.latched_outputs.GEN_START;
133
            v.gen_mon_simple.pulse_number := r.latched_outputs.pulse_number;
            v.gen_mon_simple.burst_number := r.latched_outputs.burst_number;
135
            v.gen_mon_simple.pulse_pos_gen_duration :=
136

    r.latched_outputs.pulse_pos_gen_duration;

            v.gen_mon_simple.pause_mono_duration :=
137
            \  \, \to \  \, r.\texttt{latched\_outputs.pause\_mono\_duration;}
            v.gen_mon_simple.pause_burst_duration :=
            → r.latched_outputs.pause_burst_duration;
            --zero others
139
            v.gen_mon_full := init_mon_full;
140
            v.gen_bipol_simple := init_bipol_simple;
141
            v.gen_bipol_full := init_bipol_full;
142
          when "01" \Rightarrow --Monopolar full
143
            --set gen values
            v.gen_mon_full.GEN_START := r.latched_outputs.GEN_START;
145
            v.gen_mon_full.pulse_number := r.latched_outputs.pulse_number;
146
            v.gen_mon_full.burst_number := r.latched_outputs.burst_number;
147
            v.gen_mon_full.pulse_pos_prep_duration :=
148
            \  \, \to \  \, \text{r.latched\_outputs.pulse\_pos\_prep\_duration;}
149
            v.gen_mon_full.pulse_pos_gen_duration :=
            → r.latched_outputs.pulse_pos_gen_duration;
            v.gen_mon_full.pulse_pos_dis_duration :=
150
            v.gen_mon_full.pause_mono_duration :=
151

→ r.latched_outputs.pause_mono_duration;

            v.gen_mon_full.pause_burst_duration :=
152
            --zero others
            v.gen_mon_simple := init_mon_simple;
154
            v.gen_bipol_simple := init_bipol_simple;
155
            v.gen_bipol_full := init_bipol_full;
156
          when "10" \Rightarrow --Bipolar simple
157
            --set gen values
158
```

```
v.gen_bipol_simple.GEN_START := r.latched_outputs.GEN_START;
159
          v.gen_bipol_simple.pulse_number :=
160
          v.gen_bipol_simple.burst_number :=
          v.gen_bipol_simple.pulse_pos_gen_duration :=
162
          v.gen_bipol_simple.pulse_neg_gen_duration :=
163
          → r.latched_outputs.pulse_neg_gen_duration;
          v.gen_bipol_simple.pause_mono_duration :=
164
          → r.latched_outputs.pause_mono_duration;
          v.gen_bipol_simple.pause_bipol_duration :=
165
             r.latched_outputs.pause_bipol_duration;
          v.gen_bipol_simple.pause_burst_duration :=
166
          --zero others
167
          v.gen_mon_simple := init_mon_simple;
168
          v.gen_mon_full := init_mon_full;
169
          v.gen_bipol_full := init_bipol_full;
170
        when "11" => --Bipolar full
171
          --set gen values
172
          v.gen_bipol_full.GEN_START := r.latched_outputs.GEN_START;
173
          v.gen_bipol_full.pulse_number := r.latched_outputs.pulse_number;
174
          v.gen_bipol_full.burst_number := r.latched_outputs.burst_number;
          v.gen_bipol_full.pulse_pos_prep_duration :=
176
          v.gen_bipol_full.pulse_pos_gen_duration :=
177
          v.gen_bipol_full.pulse_pos_dis_duration :=
178
          v.gen_bipol_full.pulse_neg_prep_duration :=

¬ r.latched_outputs.pulse_neg_prep_duration;

          v.gen_bipol_full.pulse_neg_gen_duration :=
180

    r.latched_outputs.pulse_neg_gen_duration;

          v.gen_bipol_full.pulse_neg_dis_duration :=
181

→ r.latched_outputs.pulse_neg_dis_duration;

          v.gen_bipol_full.pause_mono_duration :=
182
          v.gen_bipol_full.pause_bipol_duration :=
183
          v.gen_bipol_full.pause_burst_duration :=
184
          --zero others
185
          v.gen_mon_simple := init_mon_simple;
186
          v.gen_mon_full := init_mon_full;
187
          v.gen_bipol_simple := init_bipol_simple;
188
        when others =>
189
          v.gen_mon_simple := init_mon_simple;
190
          v.gen_mon_full := init_mon_full;
191
          v.gen_bipol_simple := init_bipol_simple;
192
```

```
v.gen_bipol_full := init_bipol_full;
193
          end case;
194
195
          gen_mon_simple <= r.gen_mon_simple;</pre>
          gen_mon_full <= r.gen_mon_full;</pre>
          gen_bipol_simple <= r.gen_bipol_simple;</pre>
198
          gen_bipol_full <= r.gen_bipol_full;</pre>
199
         rin <= v;
200
       end process;
201
202
       reg: process(clk)
       begin
204
         if rising_edge(clk) then
205
            r <= rin;
206
            r.trigger_flag <= sys_i.GEN_START; --update the init trigger</pre>
207
208
          end if;
209
210
       end process;
211
     end Behavioral;
212
```

## 4 Monopolar\_Simple.vhd

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
   use work.generator.all;
    entity Monopolar_Simple is
6
     port (
        clk, reset : in std_logic;
        sys_i : in mon_simple_in_type;
9
        sys_o : out mon_simple_out_type
10
11
    end Monopolar_Simple;
13
    architecture Behavioral of Monopolar_Simple is
14
15
      type reg_type is record
16
        state: state_type;
17
        counter_pos_gen:

    std_logic_vector(sys_i.pulse_pos_gen_duration'range);

        counter_pause_mono:
19

    std_logic_vector(sys_i.pause_mono_duration'range);

        counter_pause_burst:
20

    std_logic_vector(sys_i.pause_burst_duration'range);

        number_counter: std_logic_vector(sys_i.pulse_number'range);
21
```

```
burst_counter : std_logic_vector(sys_i.burst_number'range);
22
       trigger_flag, trigger_start: std_logic;
23
     end record;
24
25
     constant init : reg_type := (
       state => fsm_sleep,
       counter_pos_gen => (others => '0'),
28
       counter_pause_mono => (others => '0'),
29
       counter_pause_burst => (others => '0'),
30
       number_counter => (others => '0'),
31
       burst_counter => (others => '0'),
       trigger_flag => '0',
33
       trigger_start => '0'
34
35
36
     --main signals
37
     signal r, rin: reg_type := init;
38
39
     subtype slv is std_logic_vector; -- abbreviation
40
41
   begin
42
43
     comb: process(reset, r, sys_i)
44
     variable v: reg_type;
45
     begin
46
47
     --Copy current state to variable
48
       v := r;
49
50
     --State Machine
51
       case r.state is
52
         --Sleep State
53
         when fsm_sleep =>
54
           if r.trigger_start = '1' then
55
            v.state := fsm_pos_gen;
56
           else
           v := init; --stay sleeping
58
           end if;
59
         --Positive Generation
60
         when fsm_pos_gen =>
61
           if signed(r.counter_pos_gen) >=
62

    signed(sys_i.pulse_pos_gen_duration) - 1 then

            v.counter_pos_gen := (others => '0');
63
            v.number_counter := slv(signed(v.number_counter) + 1);
64
             → --increment counter in monopolar mode
            if signed(v.number_counter) >= signed(sys_i.pulse_number) then
65
              if signed(r.burst_counter) >= signed(sys_i.burst_number) - 1
66
              \hookrightarrow then
```

```
v.state := fsm_sleep;
67
                else
68
                  v.state := fsm_pause_burst; --Don't like this-----
69
                end if;
70
              else
71
                v.state := fsm_pause_mono;
72
              end if;
73
            else
74
              v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
75
               \rightarrow --increment state counter
            end if;
76
           --Pause Monopolar
          when fsm_pause_mono =>
78
            if signed(r.counter_pause_mono) >=
79

    signed(sys_i.pause_mono_duration) - 1 then

              v.counter_pause_mono := (others => '0');
80
              v.state := fsm_pos_gen;
81
            else
              v.counter_pause_mono := slv(signed(v.counter_pause_mono) + 1);
83
               \hookrightarrow --increment state counter
            end if;
84
           --Pause Burst
85
          when fsm_pause_burst =>
            if signed(r.counter_pause_burst) >=

    signed(sys_i.pause_burst_duration) - 1 then

              v.counter_pause_burst := (others => '0');
88
              v.number_counter := (others => '0');
89
              v.burst_counter := slv(signed(v.burst_counter) + 1);
90
               \hookrightarrow --increment burst counter
              v.state := fsm_pos_gen;
91
92
            else
              v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
               → 1); --increment state counter
            end if;
94
           --Should never come here.
95
          when others =>
96
            null:
        end case;
99
          --One-shot trigger
100
        if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
101
          v.trigger_start := '1';
102
103
        else
          v.trigger_start := '0';
104
105
        end if;
106
        --reset system
107
        if reset = '1' then
108
```

```
v := init;
109
       end if;
110
111
      sys_o.state_out <= r.state; --set output</pre>
      rin <= v; --update next state
113
114
     end process comb;
115
116
     regs: process(clk)
     begin
118
       if rising_edge(clk) then
119
        r <= rin;
120
        r.trigger_flag <= sys_i.GEN_START;</pre>
121
       end if;
122
     end process regs;
123
   end Behavioral;
126
```

## 5 Monopolar\_full.vhd

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
    use work.generator.all;
    entity Monopolar_Full is
     port(
        clk, reset : in std_logic;
        sys_i : in mon_full_in_type;
9
        sys_o : out mon_full_out_type
10
      );
11
12
    end Monopolar_Full;
14
    architecture Behavioral of Monopolar_Full is
15
     type reg_type is record
16
        state: state_type;
17
        counter_pos_prep:

    std_logic_vector(sys_i.pulse_pos_prep_duration'range);

    std_logic_vector(sys_i.pulse_pos_gen_duration'range);

        counter_pos_dis:
20

    std_logic_vector(sys_i.pulse_pos_dis_duration'range);

        counter_pause_mono:
21

    std_logic_vector(sys_i.pause_mono_duration'range);
```

```
counter_pause_burst:
22

    std_logic_vector(sys_i.pause_burst_duration'range);

       number_counter: std_logic_vector(sys_i.pulse_number'range);
23
       burst_counter : std_logic_vector(sys_i.burst_number'range);
24
25
       trigger_flag, trigger_start: std_logic;
     end record;
26
27
     constant init : reg_type := (
28
       state => fsm_sleep,
29
       counter_pos_gen => (others => '0'),
30
       counter_pos_prep => (others => '0'),
       counter_pos_dis => (others => '0'),
32
       counter_pause_mono => (others => '0'),
33
       counter_pause_burst => (others => '0'),
34
       number_counter => (others => '0'),
35
       burst_counter => (others => '0'),
36
       trigger_flag => '0',
37
       trigger_start => '0'
38
     );
39
40
     --main signals
41
     signal r, rin: reg_type := init;
42
43
     \verb|subtype slv is std_logic_vector; -- abbreviation|\\
44
45
     begin
46
47
       comb: process(reset, r, sys_i)
48
       variable v: reg_type;
49
50
       begin
51
       --Copy current state to variable
52
        v := r;
53
54
       --State Machine
55
        case r.state is
56
           --Sleep State
57
          when fsm_sleep =>
58
            if r.trigger\_start = '1' then
59
              v.state := fsm_pos_prep;
60
            else
61
             v := init; --stay sleeping
63
            end if;
           --Positive Preparation
64
          when fsm_pos_prep =>
65
            if unsigned(r.counter_pos_prep) >=
66
             → unsigned(sys_i.pulse_pos_prep_duration) - 1 then
```

```
v.counter_pos_prep := (others => '0');
67
                  v.state := fsm_pos_gen;
68
               else
69
                  v.counter_pos_prep := slv(signed(v.counter_pos_prep) + 1);
70
                  \hookrightarrow --increment state counter
                end if;
71
             --Positive Generation
72
             when fsm_pos_gen =>
73
               if signed(r.counter_pos_gen) >=
74
                \rightarrow signed(sys_i.pulse_pos_gen_duration) - 1 then
                  v.counter_pos_gen := (others => '0');
75
                  v.state := fsm_pos_dis;
76
               else
77
                  v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
78
                  \hookrightarrow --increment state counter
               end if;
79
             --Positive Discharge
80
             when fsm_pos_dis =>
               if signed(r.counter_pos_dis) >=
82

    signed(sys_i.pulse_pos_dis_duration) - 1 then

                  v.counter_pos_dis := (others => '0');
83
                  v.number_counter := slv(signed(v.number_counter) + 1);
84
                  \hookrightarrow --increment counter in monopolar mode
                  if signed(v.number_counter) >= signed(sys_i.pulse_number)
                    if signed(r.burst_counter) >= signed(sys_i.burst_number) -
86
                    \hookrightarrow 1 then
                      v.state := fsm_sleep;
87
                    else
88
                      v.state := fsm_pause_burst; --Don't like this-----
89
                    end if;
                  else
                    v.state := fsm_pause_mono;
92
                  end if;
93
               else
94
                  v.counter_pos_dis := slv(signed(v.counter_pos_dis) + 1);
95
                  \hookrightarrow --increment state counter
               end if;
              --Pause Monopolar
             when fsm_pause_mono =>
98
                if signed(r.counter_pause_mono) >=
99

    signed(sys_i.pause_mono_duration) - 1 then

                  v.counter_pause_mono := (others => '0');
100
                  v.state := fsm_pos_prep;
101
               else
102
103
                  v.counter_pause_mono := slv(signed(v.counter_pause_mono) +
                  → 1); --increment state counter
               end if;
104
              --Pause Burst
105
             when fsm_pause_burst =>
106
```

```
if signed(r.counter_pause_burst) >=
107
              \  \, \rightarrow \  \, \textbf{signed}(\texttt{sys\_i.pause\_burst\_duration}) \  \, \textbf{-} \  \, 1 \  \, \textbf{then}
                v.counter_pause_burst := (others => '0');
108
                v.number_counter := (others => '0');
109
                v.burst_counter := slv(signed(v.burst_counter) + 1);
                \hookrightarrow --increment burst counter
                v.state := fsm_pos_prep;
111
              else
112
                v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
113
                → 1); --increment state counter
              end if;
            --Should never come here.
115
            when others =>
116
              null;
117
          end case;
118
119
          --One-shot trigger
120
          if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
121
            v.trigger_start := '1';
122
          else
123
            v.trigger_start := '0';
124
          end if;
125
           ------
          --reset system
127
          if reset = '1' then
128
            v := init;
129
          end if;
130
131
        sys_o.state_out <= r.state; --set output</pre>
          rin <= v; --update next state
133
134
        end process comb;
135
136
        regs: process(clk)
137
        begin
138
139
          if rising_edge(clk) then
140
141
            r <= rin;
            r.trigger_flag <= sys_i.GEN_START;</pre>
142
143
144
        end process regs;
145
```

## 6 Bipolar\_simple.vhd

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.NUMERIC_STD.ALL;
    use work.generator.ALL;
    entity Bipolar_Simple is
      port(
        clk, reset : in std_logic;
        sys_i : in bipol_simple_in_type;
        sys_o : out bipol_simple_out_type
10
11
    end Bipolar_Simple;
12
13
    architecture Behavioral of Bipolar_Simple is
14
      type reg_type is record
16
        state: state_type;
17
        counter_pos_gen:
18

    std_logic_vector(sys_i.pulse_pos_gen_duration'range);

        counter_neg_gen:
19

    std_logic_vector(sys_i.pulse_pos_gen_duration'range);

        counter_pause_mono:

    std_logic_vector(sys_i.pause_mono_duration'range);

        counter_pause_bipol:
21

    std_logic_vector(sys_i.pause_mono_duration'range);

        counter_pause_burst:
22

    std_logic_vector(sys_i.pause_burst_duration'range);

        number_counter: std_logic_vector(sys_i.pulse_number'range);
23
        burst_counter : std_logic_vector(sys_i.burst_number'range);
        trigger_flag, trigger_start: std_logic;
25
      end record;
26
27
      constant init : reg_type := (
28
        state => fsm_sleep,
29
        counter_pos_gen => (others => '0'),
        counter_neg_gen => (others => '0'),
        counter_pause_mono => (others => '0'),
32
        counter_pause_bipol => (others => '0'),
33
        counter_pause_burst => (others => '0'),
34
        number_counter => (others => '0'),
35
        burst_counter => (others => '0'),
```

```
trigger_flag => '0',
37
       trigger_start => '0'
38
      );
39
40
      --main signals
41
      signal r, rin: reg_type := init;
42
43
      subtype slv is std_logic_vector; -- abbreviation
44
45
46
    begin
47
      comb: process(reset, r, sys_i)
48
      variable v: reg_type;
49
      begin
50
51
        --Copy current state to variable
52
53
       v := r;
54
      --State Machine
55
       case r.state is
56
         --Sleep State
57
         when fsm_sleep =>
           if r.trigger_start = '1' then
59
             v.state := fsm_pos_gen;
60
61
            v := init; --stay sleeping
62
           end if;
63
          --Positive Generation
64
         when fsm_pos_gen =>
65
            if signed(r.counter_pos_gen) >=

    signed(sys_i.pulse_pos_gen_duration) - 1 then

             v.counter_pos_gen := (others => '0');
67
             v.state := fsm_pause_mono;
68
           else
69
             v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
70
              \hookrightarrow --increment state counter
           end if;
71
          --Pause Monopolar
72
          when fsm_pause_mono =>
73
            if signed(r.counter_pause_mono) >=
74

    signed(sys_i.pause_mono_duration) - 1 then

             v.counter_pause_mono := (others => '0');
75
             v.state := fsm_neg_gen;
77
             v.counter_pause_mono := slv(signed(v.counter_pause_mono) + 1);
78
              → --increment state counter
            end if:
79
          --Negative\ Generation
80
```

```
when fsm_neg_gen =>
81
             if signed(r.counter_neg_gen) >=
82
              \rightarrow signed(sys_i.pulse_neg_gen_duration) - 1 then
               v.counter_neg_gen := (others => '0');
83
               v.number_counter := slv(signed(v.number_counter) + 1);
                \rightarrow --increment counter in monopolar mode
               if signed(v.number_counter) >= signed(sys_i.pulse_number) then
85
                  if signed(r.burst_counter) >= signed(sys_i.burst_number) - 1
86
                  \hookrightarrow then
                    v.state := fsm_sleep;
87
                  else
                    v.state := fsm_pause_burst; --Don't like this-----
                  end if;
91
                  v.state := fsm_pause_bipol;
92
               end if;
93
             else
94
               v.counter_neg_gen := slv(signed(v.counter_neg_gen) + 1);
95
                \hookrightarrow --increment state counter
             end if;
96
           --Pause Bipolar
97
           when fsm_pause_bipol =>
             if signed(r.counter_pause_bipol) >=
99

    signed(sys_i.pause_bipol_duration) - 1 then

               v.counter_pause_bipol := (others => '0');
100
               v.state := fsm_pos_gen;
101
102
               v.counter_pause_bipol := slv(signed(v.counter_pause_bipol) +
103
                → 1); --increment state counter
             end if;
104
           --Pause Burst
105
           when fsm_pause_burst =>
106
             if signed(r.counter_pause_burst) >=
107

    signed(sys_i.pause_burst_duration) - 1 then

               v.counter_pause_burst := (others => '0');
108
               v.number_counter := (others => '0');
109
               v.burst_counter := slv(signed(v.burst_counter) + 1);
110
                \hookrightarrow --increment burst counter
               v.state := fsm_pos_gen;
111
112
               v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
113
                → 1); --increment state counter
             end if;
114
           --Should never come here.
115
           when others =>
117
             null;
         end case;
118
119
```

--One-shot trigger

120

```
if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
121
          v.trigger_start := '1';
122
        else
123
         v.trigger_start := '0';
        end if;
126
        --reset system
127
       if reset = '1' then
128
         v := init;
129
       end if;
131
       sys_o.state_out <= r.state; --set output</pre>
132
       rin <= v; --update next state
133
134
         ______
135
      end process comb;
136
      regs: process(clk)
137
      begin
138
       if rising_edge(clk) then
139
         r <= rin;
140
         r.trigger_flag <= sys_i.GEN_START;</pre>
        end if;
      end process regs;
143
144
145
    end Behavioral;
146
```

## 7 Bipolar\_full.vhd

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.NUMERIC_STD.ALL;
    use work.generator.ALL;
    entity Bipolar_full is
     port(
        clk, reset : in std_logic;
        sys_i : in bipol_full_in_type;
        sys_o : out bipol_full_out_type
11
      );
    end Bipolar_full;
12
13
    architecture Behavioral of Bipolar_full is
14
15
```

```
type reg_type is record
16
     state: state_type;
17
     counter_pos_prep:
18

    std_logic_vector(sys_i.pulse_pos_prep_duration'range);

     counter_pos_gen: std_logic_vector(sys_i.pulse_pos_gen_duration'range);
19
     counter_pos_dis: std_logic_vector(sys_i.pulse_pos_dis_duration'range);
20
     counter_neg_prep:
21
         std_logic_vector(sys_i.pulse_neg_prep_duration'range);
     counter_neg_gen: std_logic_vector(sys_i.pulse_neg_gen_duration'range);
22
     counter_neg_dis: std_logic_vector(sys_i.pulse_neg_dis_duration'range);
23
     counter_pause_mono: std_logic_vector(sys_i.pause_mono_duration'range);
     counter_pause_bipol: std_logic_vector(sys_i.pause_mono_duration'range);
25
     counter_pause_burst:
26

    std_logic_vector(sys_i.pause_burst_duration'range);

     number_counter: std_logic_vector(sys_i.pulse_number'range);
27
     burst_counter : std_logic_vector(sys_i.burst_number'range);
28
     trigger_flag, trigger_start: std_logic;
29
     end record;
30
31
     constant init : reg_type := (
32
       state => fsm_sleep,
33
        counter_pos_gen => (others => '0'),
       counter_pos_prep => (others => '0'),
35
        counter_pos_dis => (others => '0'),
        counter_neg_gen => (others => '0'),
        counter_neg_prep => (others => '0'),
38
       counter_neg_dis => (others => '0'),
39
       counter_pause_mono => (others => '0'),
40
       counter_pause_bipol => (others => '0'),
41
       counter_pause_burst => (others => '0'),
42
       number_counter => (others => '0'),
       burst_counter => (others => '0'),
       trigger_flag => '0',
45
       trigger_start => '0'
46
     );
47
48
      --main signals
49
     signal r, rin: reg_type := init;
50
51
     subtype slv is std_logic_vector; -- abbreviation
52
53
     begin
54
55
       comb: process(reset, r, sys_i)
56
57
       variable v: reg_type;
       begin
58
59
        -- Copy current state to variable
60
```

```
v := r;
61
62
            ______
          --State Machine
63
          case r.state is
            --Sleep State
65
            when fsm_sleep =>
66
              if r.trigger_start = '1' then
67
                v.state := fsm_pos_prep;
68
              else
69
               v := init; --stay sleeping
              end if;
71
            --Positive Preparation
72
            when fsm_pos_prep =>
73
              if unsigned(r.counter_pos_prep) >=
74
              \rightarrow unsigned(sys_i.pulse_pos_prep_duration) - 1 then
                v.counter_pos_prep := (others => '0');
75
                v.state := fsm_pos_gen;
76
              else
77
                v.counter_pos_prep := slv(signed(v.counter_pos_prep) + 1);
78
                end if;
79
            --Positive Generation
80
            when fsm_pos_gen =>
              if signed(r.counter_pos_gen) >=
82

    signed(sys_i.pulse_pos_gen_duration) - 1 then

                v.counter_pos_gen := (others => '0');
83
                v.state := fsm_pos_dis;
84
              else
85
                v.counter_pos_gen := slv(signed(v.counter_pos_gen) + 1);
86
                \hookrightarrow --increment state counter
              end if;
            --Positive Discharge
88
            when fsm_pos_dis =>
89
              if signed(r.counter_pos_dis) >=
90
              \rightarrow signed(sys_i.pulse_pos_dis_duration) - 1 then
                v.counter_pos_dis := (others => '0');
91
                v.state := fsm_pause_mono;
              else
93
                v.counter_pos_dis := slv(signed(v.counter_pos_dis) + 1);
94
                \rightarrow --increment state counter
              end if;
95
            --Pause Monopolar
96
            when fsm_pause_mono =>
97
              if signed(r.counter_pause_mono) >=

    signed(sys_i.pause_mono_duration) - 1 then

                v.counter_pause_mono := (others => '0');
99
                v.state := fsm_neg_prep;
100
              else
101
```

```
v.counter_pause_mono := slv(signed(v.counter_pause_mono) +
102
                   → 1); --increment state counter
                end if;
103
              --Negative Preparation
104
              when fsm_neg_prep =>
                if unsigned(r.counter_neg_prep) >=
106
                 → unsigned(sys_i.pulse_neg_prep_duration) - 1 then
                  v.counter_neg_prep := (others => '0');
107
                   v.state := fsm_neg_gen;
108
109
                else
                   v.counter_neg_prep := slv(signed(v.counter_neg_prep) + 1);
                   \hookrightarrow --increment state counter
                end if;
111
              --Negative Generation
112
              when fsm_neg_gen =>
113
                if signed(r.counter_neg_gen) >=
114
                 \  \, \hookrightarrow \  \, \textbf{signed}(\texttt{sys\_i.pulse\_neg\_gen\_duration}) \  \, \texttt{-} \  \, 1 \  \, \texttt{then}
                  v.counter_neg_gen := (others => '0');
115
                   v.state := fsm_neg_dis;
116
117
                   v.counter_neg_gen := slv(signed(v.counter_neg_gen) + 1);
118
                   → --increment state counter
                end if:
119
              --Negative Discharge
              when fsm_neg_dis =>
                if signed(r.counter_neg_dis) >=
122

    signed(sys_i.pulse_neg_dis_duration) - 1 then

                  v.counter_neg_dis := (others => '0');
123
                   v.number_counter := slv(signed(v.number_counter) + 1);
124
                   \rightarrow --increment counter in monopolar mode
                   if signed(v.number_counter) >= signed(sys_i.pulse_number)
125
                   \hookrightarrow then
                     if signed(r.burst_counter) >= signed(sys_i.burst_number) -
126
                     \hookrightarrow 1 then
                       v.state := fsm_sleep;
127
128
                     else
                       v.state := fsm_pause_burst; --Don't like this-----
129
                     end if;
130
                   else
131
                     v.state := fsm_pause_bipol;
132
                   end if;
133
                else
134
                   v.counter_neg_dis := slv(signed(v.counter_neg_dis) + 1);
135
                   \hookrightarrow --increment state counter
                end if;
137
              --Pause Bipolar
              when fsm_pause_bipol =>
138
                if signed(r.counter_pause_bipol) >=
139

    signed(sys_i.pause_bipol_duration) - 1 then

                  v.counter_pause_bipol := (others => '0');
140
```

```
v.state := fsm_pos_prep;
141
             else
142
               v.counter_pause_bipol := slv(signed(v.counter_pause_bipol) +
143
                \rightarrow 1); --increment state counter
             end if;
            --Pause Burst
145
           when fsm_pause_burst =>
146
             if signed(r.counter_pause_burst) >=
147
              \  \, \rightarrow \  \, \textbf{signed}(\texttt{sys\_i.pause\_burst\_duration}) \  \, \textbf{-} \  \, 1 \  \, \textbf{then}
               v.counter_pause_burst := (others => '0');
148
               v.number_counter := (others => '0');
               v.burst_counter := slv(signed(v.burst_counter) + 1);
150
                \hookrightarrow --increment burst counter
               v.state := fsm_pos_prep;
151
             else
152
               v.counter_pause_burst := slv(signed(v.counter_pause_burst) +
153
                \rightarrow 1); --increment state counter
             end if;
            --Should never come here.
155
            when others =>
156
             null;
157
          end case;
158
159
           _____
          --One-shot trigger
160
          if r.trigger_flag = '0' AND sys_i.GEN_START = '1' then
161
            v.trigger_start := '1';
162
          else
163
            v.trigger_start := '0';
164
          end if;
165
        4 -------
          --reset system
167
          if reset = '1' then
168
           v := init;
169
          end if;
170
171
          _____
          sys_o.state_out <= r.state;</pre>
172
          rin <= v; --update next state
173
174
        end process comb;
175
176
177
        regs: process(clk)
        begin
178
179
          if rising_edge(clk) then
180
```

## 8 State\_Mux.vhd

```
library ieee ;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use work.generator.state_type;
    entity State_MUX is
     port(
      --input
        mon_simple_in: in state_type;
        mon_full_in: in state_type;
11
        bi_simple_in: in state_type;
12
        bi_full_in: in state_type;
13
        s: in std_logic_vector(1 downto 0);
        --output
        state_out: out state_type
17
    end State_MUX;
18
19
    architecture rtl of State_MUX is
20
^{21}
    type t_array_mux is array (0 to 3) of state_type;
22
    signal array_mux : t_array_mux;
24
25
    begin
26
      array_mux(0) <= mon_simple_in;</pre>
27
      array_mux(1) <= mon_full_in;</pre>
      array_mux(2) <= bi_simple_in;</pre>
      array_mux(3) <= bi_full_in;</pre>
      state_out <= array_mux(to_integer(unsigned(s)));</pre>
32
    end rtl;
```

#### 9 State\_Decoder.vhd

```
library ieee ;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use work.generator.all;
    entity State_Decoder is
      -- generic(
      -- out_sleep: std_logic_vector(3 downto 0):= "0000";
9
      -- out_pos_prep: std_logic_vector(3 downto 0):= "0010";
      -- out_pos_gen: std_logic_vector(3 downto 0):= "1010";
      -- out_pos_dis: std_logic_vector(3 downto 0):= "0011";
12
      -- out_neg_prep: std_logic_vector(3 downto 0):= "0001";
13
      -- out_neg_gen: std_logic_vector(3 downto 0):= "0101";
14
      -- out_neg_dis: std_logic_vector(3 downto 0):= "0011"
15
      -- );
16
      port(
        clk, reset : in std_logic;
        sys_i: in decoder_in_type;
19
        sys_o: out decoder_out_type
20
      );
21
    end State_Decoder;
22
23
    architecture Behavioral of State_Decoder is
25
      type reg_type is record
26
        state_load: state_type;
27
        out_buff: decoder_out_type;
28
        ICE_trigger: std_logic;
29
      end record;
32
      constant init: reg_type := (
        state_load => fsm_sleep,
33
        out_buff => (
34
          GEN_END_OUT => 'O',
35
          GEN_POS_PULSE => '0',
36
          GEN_NEG_PULSE => 'O',
          MOS_DRIVER_OUT => out_sleep
        ),
39
        ICE_trigger => '0'
40
      );
41
42
      signal r, rin : reg_type := init;
43
    begin
45
      comb: process(sys_i, r, reset)
46
```

variable v : reg\_type;

47

```
begin
48
49
50
       v := r;
51
        ______
       if reset = '1' then
52
         v := init;
53
       elsif r.ICE_trigger = '1' then
         v.state_load := fsm_ICE;
       else
         v.state_load := sys_i.state_load;
57
58
59
       if sys_i.ICE = '1' then
60
         v.ICE_trigger := '1';
61
         v.state_load := fsm_ICE;
       end if;
63
64
       case r.state_load is --determine outputs
65
         when fsm_sleep =>
66
           v.out_buff.GEN_END_OUT := '1';
           v.out_buff.GEN_POS_PULSE := '0';
68
           v.out_buff.GEN_NEG_PULSE := '0';
69
           v.out_buff.MOS_DRIVER_OUT := out_sleep;
70
         when fsm_pos_prep =>
71
           v.out_buff.GEN_END_OUT := '0';
72
           v.out_buff.GEN_POS_PULSE := '0';
           v.out_buff.GEN_NEG_PULSE := '0';
           v.out_buff.MOS_DRIVER_OUT := out_pos_prep;
75
         when fsm_pos_gen =>
76
           v.out_buff.GEN_END_OUT := '0';
77
           v.out_buff.GEN_POS_PULSE := '1';
           v.out_buff.GEN_NEG_PULSE := '0';
79
           v.out_buff.MOS_DRIVER_OUT := out_pos_gen;
         when fsm_pos_dis =>
           v.out_buff.GEN_END_OUT := '0';
82
           v.out_buff.GEN_POS_PULSE := '0';
83
           v.out_buff.GEN_NEG_PULSE := '0';
84
           v.out_buff.MOS_DRIVER_OUT := out_pos_dis;
85
         when fsm_neg_prep =>
86
           v.out_buff.GEN_END_OUT := '0';
           v.out_buff.GEN_POS_PULSE := '0';
           v.out_buff.GEN_NEG_PULSE := '0';
89
           v.out_buff.MOS_DRIVER_OUT := out_neg_prep;
90
         when fsm_neg_gen =>
91
           v.out_buff.GEN_END_OUT := '0';
92
           v.out_buff.GEN_POS_PULSE := '0';
```

```
v.out_buff.GEN_NEG_PULSE := '1';
94
            v.out_buff.MOS_DRIVER_OUT := out_neg_gen;
95
          when fsm_neg_dis =>
96
            v.out_buff.GEN_END_OUT := '0';
            v.out_buff.GEN_POS_PULSE := '0';
            v.out_buff.GEN_NEG_PULSE := '0';
            v.out_buff.MOS_DRIVER_OUT := out_neg_dis;
100
          when fsm_pause_bipol | fsm_pause_mono | fsm_pause_burst =>
101
            v.out_buff.GEN_END_OUT := '0';
102
            v.out_buff.GEN_POS_PULSE := '0';
103
            v.out_buff.GEN_NEG_PULSE := '0';
            v.out_buff.MOS_DRIVER_OUT := out_sleep;
105
          when fsm_ICE =>
106
            v.out_buff.GEN_END_OUT := '1';
107
            v.out_buff.GEN_POS_PULSE := '0';
108
            v.out_buff.GEN_NEG_PULSE := '0';
109
            v.out_buff.MOS_DRIVER_OUT := out_ICE;
110
          when others =>
            null;
112
        end case;
113
114
        sys_o <= r.out_buff;</pre>
115
        rin <= v;
116
117
      end process;
118
119
      reg: process(clk)
120
      begin
121
         ______
        if rising_edge(clk) then
123
          r <= rin;
124
        end if;
125
126
      end process;
127
128
129
    end Behavioral;
130
```