


VHDL


Técnicas Digitais II


Prof. Jorge Amaral

jamaral@eng.uerj.br


Projeto Top-down







2FF Sync



Monoestável




Figura 6.2 Diagrama de funcionamento de um monoestável não-redisparável.

<https://www.feg.unesp.br/Home/PaginasPessoais/ProfMarceloWendling/lab.-6---circuito-monoestavel.pdf>

Monoestável




Figura 6.3 Funcionamento de um circuito monoestável redisparrável.

<https://www.feg.unesp.br/Home/PaginasPessoais/ProfMarceloWendling/lab.-6---circuito-monoestavel.pdf>