



## DATASHEET

# **JMB585**

## **PCIe Gen3x2 to 5 SATA 6Gb/s Bridge**

Document No.: PDS-18001/ Revision: 1.1 / Date: 12/14/2018

### **JMicron Technology Corporation**

1F, No. 13, Innovation Road 1, Science-Based Industrial Park,  
Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

Website: <http://www.jmicron.com>

Copyright © 2018, JMicon Technology Corp. All Rights Reserved.

Printed in Taiwan 2018

JMicron and the JMicon Logo are trademarks of JMicon Technology Corporation in Taiwan and/or other countries.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use implantation or other life supports application where malfunction may result in injury or death to persons. The information contained in this document does not affect or change JMicon's product specification or warranties. Nothing in this document shall operate as an express or implied license or environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will JMicon be liable for damages arising directly or indirectly from any use of the information contained in this document.

For more information on JMicon products, please visit the JMicon web site at <http://www.JMicron.com> or send e-mail to [sales@jmicron.com](mailto:sales@jmicron.com). For product application support, please send e-mail to [fae@jmicron.com](mailto:fae@jmicron.com).

JMicron Technology Corporation

1F, No.13, Innovation Road 1, Science-Based Industrial Park, Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

## Revision History

Revision Number	Effective Date	Description of Revision		Author
		Reference	Description of the Change	
0.1	02/26/2018	-	Draft release	Steven Lin
0.2	10/05/2018	-	1. rename JMS585 to JMB585 2. remove GPIO0 3. rename Signal Name in 5 Package pin-out 4. swap PCIe Lane0 and Lane1	MD Lin
1.0	11/01/2018	Chapter 7	Update Electrical characteristics	MD Lin
1.1	12/14/2018		Change core power to 1.25V	MD Lin

## Table of Contents

<b>Revision History</b> .....	<b>ii</b>
<b>Table of Contents</b> .....	<b>iii</b>
<b>Figure List</b> .....	<b>iv</b>
<b>Table List</b> .....	<b>v</b>
<b>1 Introduction</b> .....	<b>1</b>
<b>2 Features</b> .....	<b>2</b>
<b>3 Block diagram</b> .....	<b>3</b>
<b>4 Package dimension</b> .....	<b>4</b>
<b>5 Package pin-out</b> .....	<b>5</b>
5.1 Pin assignment .....	5
5.2 Pin type definition.....	6
5.3 Pin description .....	7
5.3.1 PCIe interface.....	7
5.3.2 SATA Gen 3 interface.....	8
5.3.3 Crystal interface .....	9
5.3.4 Control and GPIO interface.....	9
5.3.5 Power supply .....	11
<b>6 Clock and reset</b> .....	<b>12</b>
6.1 Crystal input.....	12
<b>7 Electrical characteristics</b> .....	<b>13</b>
7.1 Absolute maximum rating.....	13
7.2 Operating voltage and temperature.....	13
7.3 External clock source conditions .....	14
7.4 Power dissipation .....	14
7.4.1 PCIe to SATA mode .....	14
7.5 I/O DC characteristics .....	15
7.6 Power-on sequence .....	16
<b>8 Product naming rule and identification</b> .....	<b>18</b>
8.1 Format of the part number .....	18
8.2 Explanation of the part number .....	18
8.3 Top mark .....	19

## Figure List

Figure 1	Block diagram.....	3
Figure 2	Package outline drawing of QFN76 9x9 .....	4
Figure 3	76-Pin assignment of JMB585.....	5
Figure 4	Power-on sequence.....	16
Figure 5	Format of the part number.....	18
Figure 6	Illustration of device top mark.....	19

## Table List

Table 1	Pin type definition.....	6
Table 2	Pin description – PCIe interface.....	7
Table 3	Pin description – SATA 3.1 Gen 3 .....	8
Table 4	Pin description – Crystal interface.....	9
Table 5	Pin description – Control and GPIO interface .....	9
Table 6	Pin description – Power supply interface .....	11
Table 7	Crystal electrical specification .....	12
Table 8	Absolute maximum rating.....	13
Table 9	Operating voltage and temperature .....	13
Table 10	External clock source conditions .....	14
Table 11	Power dissipation – Operation with PCIe L0 state.....	14
Table 12	Power dissipation – Idle with PCIe L0 state .....	14
Table 13	Power dissipation – Suspend with PCIe L2 state.....	15
Table 14	I/O DC characteristics .....	15
Table 15	Power-on timing requirements .....	17
Table 16	Explanation of the part number .....	18

## 1 Introduction

The JMB585 is a bridge controller between the PCIe host and the storage devices with SATA/AHCI interface. Its upstream port provides a PCIe which data transmission rate for PCIe Gen 3x2 specification. Meanwhile, its downstream port can connect to SATA/AHCI storage devices, such as a solid-state drive (SSD). The data speed of each port for the SATA port can arrive at 6Gb/s.

Also, the JMB585 SATA Host provides five ports and supports Port Multiplier. JMB585 supports command-based switching (CBS) and FIS (Frame Information Structure)-based switching (FBS). The default communication method between the SATA Host and the port Multiplier is CBS. FBS allows the Host controller to issue multiple commands that send and receive data simultaneously from any drive.

The JMB585 supports TRIM to the SSD and can transmit and receive data by both of AHCI mode and legacy IDE mode to and from the host respectively.

JMB585 is highly integrated with JMicon PCI Express and SATA self-designed PHYs.

Finally, the JMB585 is a new product that almost reaches PCIe Gen3x2 line bandwidth. JMB585 can be applied on PC, Mobile, servers, IPC, consumer electrical devices, storage device, and NVR/DVR system.

## 2 Features

### General Features

- 15 GPIOs for customization.
- SPI interface for external SPI Flash (Option ROM).
- Supports Windows 7, Windows 10 and Linux-base OS
- Supports 3.3V I/O and 1.25V core power.
- 25MHz external crystal.
- 76-pin (2 lane PCIe to 5 SATA port) package.

### PCI Express Features


- Supports up to two lane of PCI Express.
- Complies with PCI Express Base Specification Revision 3.1a.
- Supports PCIe link layer power saving mode.
- 100MHz differential PCI Express reference clock in.

### SATA Features

- Supports 5 SATA port.
- Supports command-based and FIS-based for Port Multiplier.
- Complies with SATA Specification Revision 3.2.
- Supports AHCI mode and IDE programming interface.
- Supports Native Command Queue (NCQ).
- Supports SATA link power saving mode (partial and slumber)
- Supports SATA plug-in detection capable.
- Supports drive power control and staggered spin-up.
- Supports SATA Partial / Slumber power management state.



### 3 Block diagram



**Figure 1** Block diagram

## 4 Package dimension




Figure 2 Package outline drawing of QFN76 9x9

## 5 Package pin-out

### 5.1 Pin assignment




Figure 3 76-Pin assignment of JMB585

## 5.2 Pin type definition

**Table 1** Pin type definition

Pin type	Definition
A	Analog
D	Digital
I	Input
O	Output
P	Power
IO	Bi-directional
L	Internal weak pull-low
H	Internal weak pull-high (Max. 85 k $\Omega$ , Typical 54 k $\Omega$ , Min. 36 k $\Omega$ )

### 5.3 Pin description

#### 5.3.1 PCIe interface

**Table 2** Pin description – PCIe interface

Signal Name	QFN 76	Type	Description
<b>P_RXN0</b>	26	AI	<b>PCIe Port RX- Signal of Lane 0</b>
<b>P_RXP0</b>	27	AI	<b>PCIe Port RX+ Signal of Lane 0</b>
<b>P_TXN0</b>	29	AO	<b>PCIe Port TX- Signal of Lane 0</b> A 200 nF capacitor should be connected between this pin and PCIe connector.
<b>P_TXP0</b>	30	AO	<b>PCIe Port TX+ Signal of Lane 0</b> A 200 nF capacitor should be connected between this pin and PCIe connector.
<b>P_REXT</b>	31	AI	<b>External Reference Resistance</b> A 12 k $\Omega$ ±1% external resistor should be connected to this pin.
<b>P_RXN1</b>	33	AI	<b>PCIe Port RX- Signal of Lane 1</b>
<b>P_RXP1</b>	34	AI	<b>PCIe Port RX+ Signal of Lane 1</b>
<b>P_TXN1</b>	36	AO	<b>PCIe Port TX- Signal of Lane 1</b> A 200 nF capacitor should be connected between this pin and PCIe connector.
<b>P_TXP1</b>	37	AO	<b>PCIe Port TX+ Signal of Lane 1</b> A 200 nF capacitor should be connected between this pin and PCIe connector.
<b>P_REFCLKP</b>	24	DI	<b>Differential Clock P</b> 100Mhz reference clock from Host.
<b>P_REFCLKN</b>	23	DI	<b>Differential Clock N</b> 100Mhz reference clock from Host.
<b>P_RSTN</b>	22	DI	<b>PCIE Reset from Host</b>
<b>P_CLKREQ</b>	21	DIO	<b>This is for L1 substate</b>

### 5.3.2 SATA Gen 3 interface

**Table 3** Pin description – SATA 3.1 Gen 3

Signal Name	QFN 76	Type	Description
<b>S_RXP0</b>	40	AI	<b>SATA Port0 RX+ Signal</b>
<b>S_RXN0</b>	41	AI	<b>SATA Port0 RX- Signal</b>
<b>S_TXN0</b>	43	AO	<b>SATA Port0 TX- Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_TXP0</b>	44	AO	<b>SATA Port0 TX+ Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_RXP1</b>	46	AI	<b>SATA Port1 RX+ Signal</b>
<b>S_RXN1</b>	47	AI	<b>SATA Port1 RX- Signal</b>
<b>S_TXN1</b>	49	AO	<b>SATA Port1 TX- Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_TXP1</b>	50	AO	<b>SATA Port1 TX+ Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_RXP2</b>	52	AI	<b>SATA Port2 RX+ Signal</b>
<b>S_RXN2</b>	53	AI	<b>SATA Port2 RX- Signal</b>
<b>S_TXN2</b>	55	AO	<b>SATA Port2 TX- Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_TXP2</b>	56	AO	<b>SATA Port2 TX+ Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_RXP3</b>	64	AI	<b>SATA Port3 RX+ Signal</b>
<b>S_RXN3</b>	65	AI	<b>SATA Port3 RX- Signal</b>
<b>S_TXN3</b>	67	AO	<b>SATA Port3 TX- Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.

<b>S_TXP3</b>	68	AO	<b>SATA Port3 TX+ Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_RXP4</b>	70	AI	<b>SATA Port4 RX+ Signal</b>
<b>S_RXN4</b>	71	AI	<b>SATA Port4 RX- Signal</b>
<b>S_TXN4</b>	73	AO	<b>SATA Port4 TX- Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.
<b>S_TXP4</b>	74	AO	<b>SATA Port4 TX+ Signal</b> A 10 nF capacitor should be connected between this pin and SATA connector.

### 5.3.3 Crystal interface

**Table 4** Pin description – Crystal interface

Signal Name	QFN 76	Type	Description
<b>XIN</b>	59	AI	<b>Crystal Input/Oscillator Input</b> It is connected to a 25MHz crystal or crystal oscillator. The variation range should be $\pm 30\text{ppm}$ . And the input voltage range is $3.3\text{V} \pm 5\%$ .
<b>XOUT</b>	60	AO	<b>Crystal Output</b> It is connected to a crystal. While crystal oscillator is applied, this pin should be reserved for No Connection (NC). The output variation range is around $\pm 30\text{ppm}$ (input dependent). And the output voltage range is $3.3\text{V} \pm 5\%$ (input dependent).

### 5.3.4 Control and GPIO interface

**Table 5** Pin description – Control and GPIO interface

Signal Name	QFN 76	Type	Description
<b>XTSTN</b>	2	DI	<b>MP Test Mode Enable</b> Schmitt trigger input pin. This pin is reserved for IC mass production testing. Keep this pin to logic “1” in normal operation.
<b>GPIO1</b>	19	DO	<b>SPI SI : SPI Flash SI Pin.</b>
<b>GPIO2</b>	18	DO	<b>SPI CK : SPI Flash CK Pin</b>
<b>GPIO3</b>	17	DO	<b>SPI WP# : SPI Flash WP# Pin</b>

Signal Name	QFN 76	Type	Description
<b>GPIO4</b>	15	DI	<b>SPI SO : SPI Flash SO Pin</b>
<b>GPIO5</b>	13	DO	<b>SPI CE# : SPI Flash CE# Pin</b>
<b>GPIO6</b>	4	DO	<b>SATA0 LED : SATA Port 0 PWM (PHY Ready / Link Busy / Sleep Dim)</b>
<b>GPIO7</b>	3	DO	<b>SATA1 LED : SATA Port 1 PWM (PHY Ready / Link Busy / Sleep Dim)</b>
<b>GPIO8</b>	76	DO	<b>SATA2 LED : SATA Port 2 PWM (PHY Ready / Link Busy / Sleep Dim)</b>
<b>GPIO9</b>	14	DO	<b>SATA3 LED : SATA Port 3 PWM (PHY Ready / Link Busy / Sleep Dim)</b>
<b>GPIO10</b>	11	DO	<b>SATA4 LED : SATA Port 4 PWM (PHY Ready / Link Busy / Sleep Dim)</b>
<b>GPIO11</b>	10	DIO	<b>GPO11 : General Purpose I/O</b>
<b>GPIO12</b>	9	DIO	<b>GPO12 : General Purpose I/O.</b>
<b>GPIO13</b>	8	DIO	<b>GPO13 : General Purpose I/O</b>
<b>GPIO14</b>	7	DIO	<b>GPO14 : General Purpose I/O</b>
<b>GPIO15</b>	6	DIO	<b>GPO15 : General Purpose I/O</b>



### 5.3.5 Power supply

**Table 6** Pin description – Power supply interface

Signal Name	QFN 76	Type	Description
<b>VCKK</b>	5,16, 38, 62, 75	PI	<b>1.25V core power supply</b>
<b>VCCO</b>	1,14	PI	<b>3.3V I/O power supply</b>
<b>P_AVDDL</b>	25,28,32, 35	PI	<b>Analog 1.25V power supply for PCIe</b>
<b>S_AVDDL</b>	39,42,45, 48,51,54, 63,66,69, 72	PI	<b>Analog 1.25V power supply for SATA</b>
<b>XAVDDL</b>	58	PI	<b>Analog 1.25V power supply for crystal oscillator</b>
<b>XAVDDH</b>	61	PI	<b>Analog 3.3V power supply for crystal oscillator</b>

## 6 Clock and reset

### 6.1 Crystal input

Single crystal input (25MHz) is needed.

**Table 7** Crystal electrical specification

Parameter	Symbol	Min	Typical	Max	Unit
Crystal Frequency	$f_{clk}$		25		MHz
Long term stability (Crystal Only)	$\Delta f_{MAX\_Crystal}$	-30		30	ppm

## 7 Electrical characteristics

### 7.1 Absolute maximum rating

**Table 8** Absolute maximum rating

Parameter	Symbol	Condition	Min	Max	Unit
Digital 3.3V	VCCO <sub>(ABS)</sub>		-0.5	VCCO+0.5	V
Digital 1.25V	VCCK <sub>(ABS)</sub>		-0.5	VCCK+0.5	V
Analog 3.3V	XAVDDH		-0.5	XAVDDH+0.5	V
Analog 1.25V	XAVDDL <sub>(ABS)</sub>		-0.5	XAVDDL+0.5	V
Analog 1.25V	S_AVDDL <sub>(ABS)</sub>		-0.5	S_AVDDL+0.5	V
Analog 1.25V	P_AVDDL <sub>(ABS)</sub>		-0.5	P_AVDDL+0.5	V
Digital I/O input voltage	V <sub>I(D)</sub>		-0.5	VCCO+0.5	V
Storage temperature	T <sub>STORAGE</sub>		-40	150	°C

### 7.2 Operating voltage and temperature

**Table 9** Operating voltage and temperature

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V	VCCO		3.0	3.3	3.6	V
Digital 1.25V	VCCK		1.20	1.25	1.30	V
Analog 3.3V	XAVDDH		3.0	3.3	3.6	V
Analog 1.25V	XAVDDL		1.20	1.25	1.30	V
	S_AVDDL					
	P_AVDDL					
Digital I/O input voltage	V <sub>I(D)</sub>		3.0	3.3	3.6	V
Ambient operation temperature	T <sub>A</sub>		0		70	°C
Junction Temperature	T <sub>J</sub>				125	°C

### 7.3 External clock source conditions

**Table 10** External clock source conditions

Parameter	Symbol	Condition	Min	Typical	Max	Unit
External reference clock				25		MHz
Clock Duty Cycle			45	50	55	%

### 7.4 Power dissipation

#### 7.4.1 PCIe to SATA mode

##### 7.4.1.1 Operation with PCIe L0 state

**Table 11** Power dissipation – Operation with PCIe L0 state

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V	VCCO	Operate @ 3.3V		1		mA
Digital 1.25V	VCKK	Operate @ 1.25V		270		mA
Analog 3.3V	XAVDDH	Operate @ 3.3V		1		mA
Analog 1.25V	XAVDDL	Operate @ 1.25V		18		mA
Analog 1.25V	S_AVDDL	Operate @ 1.25V		600		mA
Analog 1.25V	P_AVDDL	Operate @ 1.25V		300		mA

##### 7.4.1.2 Idle with PCIe L0 state

**Table 12** Power dissipation – Idle with PCIe L0 state

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V	VCCO	Operate @ 3.3V		1		mA
Digital 1.25V	VCKK	Operate @ 1.25V		250		mA
Analog 3.3V	XAVDDH	Operate @ 3.3V		1		mA
Analog 1.25V	XAVDDL	Operate @ 1.25V		18		mA
Analog 1.25V	S_AVDDL	Operate @ 1.25V		600		mA
Analog 1.25V	P_AVDDL	Operate @ 1.25V		300		mA

### 7.4.1.3 Suspend with PCIe L2 state

**Table 13** Power dissipation – Suspend with PCIe L2 state

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Digital 3.3V	VCCO	Operate @ 3.3V		1		mA
Digital 1.25V	VCKK	Operate @ 1.25V		100		mA
Analog 3.3V	XAVDDH	Operate @ 3.3V		1		mA
Analog 1.25V	XAVDDL	Operate @ 1.25V		18		mA
Analog 1.25V	S_AVDDL	Operate @ 1.25V		330		mA
Analog 1.25V	P_AVDDL	Operate @ 1.25V		190		mA


## 7.5 I/O DC characteristics

**Table 14** I/O DC characteristics

Parameter	Symbol	Condition	Min	Typical	Max	Unit
Input low voltage	V <sub>IL</sub>		-0.3		0.8	V
Input high voltage	V <sub>IH</sub>		2		3.6	V
Output low voltage	V <sub>OL</sub>				0.4	V
Output high voltage	V <sub>OH</sub>		2.4			V
Output Current	I <sub>OH</sub>		13.9	26.8	45.2	mA
Output Current	I <sub>OL</sub>		9.8	14.4	19.1	mA

## 7.6 Power-on sequence

The power-on sequence is defined in Figure 4. Designers should follow all the rules for external power designs.



**Figure 4** Power-on sequence

$T_{12V}$ : Rise time for 12V power rail from 10% to 90%

$T_1$ : Rise time for 3V3 power rail from 10% to 90%

$T_2$ : Rise time for 1V25 power rail from 10% to 90%

$T_3$ : Time interval between 3V3 power and 1V25 Power

$T_{Clock}$ : Time interval between 3V3 and 90% clock swing

**Note:** Clock must meet 25MHz +/-30ppm during the sequence.


**Table 15** Power-on timing requirements

Time	Minimum	Maximum
T <sub>12V</sub>	-	10ms
T1	-	10ms
T2	-	10ms
T3	-5ms	5ms
Tclock	-	1ms

## 8 Product naming rule and identification

### 8.1 Format of the part number

The part number consists of the information of provider, product category, device number, package type, material type, product grade (operating temperature), mask ROM version and device version. The format of the part number is illustrated in Figure 5 below.



**Figure 5** Format of the part number

### 8.2 Explanation of the part number

Table 17 explains each section of the part number illustrated in Figure 5 above.

**Table 16** Explanation of the part number


Section	Length	Purpose	Code(s)	Meaning
a (JM)	2 digits	Brand name	JM	The provider <b>JM</b> icon
b (B)	1 digit	Product category	B	B = <b>B</b> ridge, S = <b>S</b> OC
c (585)	3 digits	Device number	585	The serial number assigned randomly to form the device name " <b>JMB585</b> " in conjunction with brand name and product category.
d (Q)	1 digit	Package type	B, L, Q, T	B = <b>B</b> GA; L = <b>L</b> QFP; Q = <b>Q</b> FN; T = <b>T</b> QFP
e (H)	1 digit	Material & grade	G, H, I, J	<b>G</b> = Gold wired RoHS compliant halogen-free green product; Ta: 0 ~ 70 °C. <b>H</b> = Copper wired RoHS compliant halogen-free green product; Ta: 0 ~ 70 °C. <b>I</b> = Gold wired RoHS compliant halogen-free green product; Ta: -40 ~ 85 °C. <b>J</b> = Copper wired RoHS compliant halogen-free green product; Ta: -40 ~ 85 °C.



Section	Length	Purpose	Code(s)	Meaning
f (B)	1 digit	Internal bonding type	A, B, C, ...	A, B, C, ...
g (A0)	2 digit	Version of mask ROM	A0, A1, A2, ... B0, B1, B2, ... Z0	Version <b>A0</b> , <b>A1</b> , <b>A2</b> , ... Version <b>B0</b> , <b>B1</b> , <b>B2</b> , ... Version <b>Z0</b> = no mask ROM
h (A)	1 digit	Version of the IC	A, B, C, ...	Version <b>A</b> , <b>B</b> , <b>C</b> , ...

### 8.3 Top mark

Each device has its unique top mark containing the information of provider, device name, part number, manufacturing date code, lot number and pin one identifier for identification. The top mark is illustrated in Figure 6 below.



**Figure 6** Illustration of device top mark

<http://www.jmicron.com>



**JMicron**  
Storing the World • Bridging the Future