Division :- Second Year – IT – 047

Subject :- LDCO Lab Assignment No. 4

4. Study of Decoder

AIM: Decoder IC 74138

- 1) Verification of IC.
- 2) Implementation of Full Subtractor using IC 74138.

OBJECTIVE:

- 1. To study the difference between multiplexer, demultiplexer and decoder.
- 2. To study the applications of Demultiplexer.

IC's USED:

IC 74138,7410.

THEORY:

Demultiplexer:

Demultiplexer is a logic used to perform exactly reverse function performed by multiplexer. It accepts a single input and distributes among several outputs. The selection of a particular output line is controlled by a set of selection line. There are n input lines & 2^m is the number of selection line whose bit combinations determine which output to be selected.

Difference between Multiplexer, Demultiplexer & Decoder

Point	Multiplexer	Demultiplexer	Decoder			
Input	Many input lines	Single input line	Many input line also Acts as select line			
Output	Single output line	Many output lines	Many output line, Active low output			
Select line	$2^m = n$	$n=2^{m}$	Enable inputs used			

Encoder & Decoder:

1. Encoders are used to encode given digital number into different numbering format .like decimal to BCD Encoder, Octal to Binary.

Division :- Second Year – IT – 047

Subject :- LDCO Lab Assignment No. 4

2. Decoders are used to decode a coded binary word like BCD to seven segment decoder.

- 3. Thus encoder and decoder are application specific logic develop, we can not use any type of input for any encoder and decoder.
- 4. Need to select input according to encoder and decoder being selected for a particular application as mention in examples above.

THEORY:

Discrete quantities of information are requested in digital system with binary codes. A binary code of n bits is capable of representing into 2n distinct elements of the coded information.

Decoder converts coded input to coded outputs accepts one of the code.

There are different types of decoders such as 3:8 decoder, 4:16 line decoders etc. These are in general called as n: m line decoder where m=2n and n= no. of input lines and m=no. of output lines.

Demux also takes one input data line source and selectively distributes it to one of n output channels. The only difference between demux and decoder is that demux has Din (data i/p) line whereas decoder does not have.

ADVANTAGES:

- 1) The decoder provides best implementation whenever there are many outputs of the combinational circuit and each o/p of the function (or its complement) is required to be expressed with a small no. of minterms.
- 2) The decoder can function as demux. If the Enable i/p line is taken as Din (data i/p).

DISADVANTAGES:

Since decoder method requires an OR gate for each o/p function, so there is new hardware used. And it is always advisable to use minimum hardware as we come across problems like propagation delay of gates.

APPLICATIONS:

Decoder is worthily used for decoding binary information and memory interfacing. It is used for the implementation of Boolean function.

A) Verification of IC 74138:

We use IC 74138 which accepts 3 binary weighted inputs (A0, A1, A2) and when enabled provides mutually exclusive active low outputs (y0-y7). It features 3 Enable i/ps. Two active low (G2A, G2B) and

Division :- Second Year – IT – 047

Subject :- LDCO Lab Assignment No. 4

one active high (G1). Every output will be high unless G2A, G2B are low and G1 is high. It has demultiplexing capability and multiple enable i/ps for easy expansion.

Function Table of 3:8 decoder:

		I	nput			Output										
	Enable	e	Data													
G2A	G2B	G1	A2	A1	A0	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7			
0	0	0	Х	Х	Х	1	1	1	1	1	1	1	1			
0	1	1	Х	Х	Х	1	1	1	1	1	1	1	1			
1	0	1	Х	Х	Х	1	1	1	1	1	1	1	1			
1	1	1	Х	Х	Х	1	1	1	1	1	1	1	1			
0	0	1	0	0	0	0	1	1	1	1	1	1	1			
0	0	1	0	0	1	1	0	1	1	1	1	1	1			
0	0	1	0	1	0	1	1	0	1	1	1	1	1			
0	0	1	0	1	1	1	1	1	0	1	1	1	1			
0	0	1	1	0	0	1	1	1	1	0	1	1	1			
0	0	1	1	0	1	1	1	1	1	1	0	1	1			
0	0	1	1	1	0	1	1	1	1	1	1	0	1			
0	0	1	1	1	1	1	1	1	1	1	1	1	0			

Division :- Second Year – IT – 047

Subject :- LDCO Lab Assignment No. 4

B) Cascading of IC 74138:

The enable i/p G1 active high of IC 74138 is used for cascading. for cascading 2 IC's ,the enable i/p G1 of first IC is connected to G1 enable i/p of second IC through a NOT gate. This enable i/p is used as MSB select i/p line A3. the other three select input lines of both IC's (A0,A1,A2) are also shorted to select input lines of second IC to get single i/p select lines (A0,A1,A2).

The i/p line A3 is used to enable /disable the 2 IC 74138 decoders. When A3=0, first IC is enabled and second is disabled. Thus the first decoder will generate minterms from 0000 to 0111 as o/p and the second decoder will generate nothing. When A3=1, the enable conditions are reversed and thus second decoder IC will generate minterms 1000 to 1111.


Name :- Rishabh Jain Division :- Second Year - IT - 047

Subject :- LDCO Lab Assignment No. 4

Functi	on Ta			6 de	code	r usi	ng IC	741	38 (3	:8 de	ecod	er):									
		Inpu	ut										C	Outpu	ut						
Ena	ble		Da	ata																	
G2A	G2B	А3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15
0	1	Х	Х	Х	Х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	Х	Х	Х	Х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	Х	Х	Х	Х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

Division :- Second Year -IT - 047

Subject :- LDCO Lab Assignment No. 4




C) Implementation of Boolean function:

The procedure for implementation of combinational circuit by means of a decoder and 'OR' gates requires that the Boolean function fir the circuit be expressed in Sum of Minterms. These forms can be obtained by expanding the function. A decoder is then chosen which generates all

Division :- Second Year – IT – 047

Subject :- LDCO Lab Assignment No. 4

the minterms of n i/p variables. The i/p to each OR gate are selected from the decoder outputs according to the minterms list in each function.



D) 1) Implementation of Full Adder:

First of all we need to decide on which type of decoder the above Boolean function can be implemented. The highest minterm is 7 and minimum no. of bits required to represent it in binary form are 3. So we have 3 select lines in 3:8 decoders so we can use IC 74138.

To implement the function we require AND and NAND gate (7408 & 7400). As the o/p of the decoder IC 74138 are active low and we need to get o/p active high at the o/p pin of the function SUM and CARRY when respective minterms are selected.

Truth Table for design of Full Adder:

Division :- Second Year – IT – 047


Subject :- LDCO Lab Assignment No. 4

	INPUT	OU I	PUT	
A2	A1	A0	SUM	CARRY
A	В	С		
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

SUM= $\sum m (1, 2, 4, 7)$ CARRY= $\sum m (3, 5, 6, 7)$

Division :- Second Year – IT – 047

Subject :- LDCO Lab Assignment No. 4



2) Implementation of Full Subtractor:

Same case will happen in this case. Again first of all we need to decide on which type of decoder the above Boolean function can be implemented. The highest minterm is 7 and minimum no. of bits required to represent it in binary form are 3. So we have 3 select lines in 3:8 decoders so we can use IC 74138.

To implement the function we require AND and NAND gate (7408 & 7400). As the o/p of the decoder IC 74138 are active low and we need to get o/p active high at the o/p pin of the function DIFFERENCE and BORROW when respective minterms are selected.

Truth Table for design of Full Subtractor:

	INPUT		OUTPUT						
A2	A1	Α0	DIFFERENCE	BORROW					
Α	В	С							
0	0	0	0	0					
0	0	1	1	1					
0	1	0	1	1					
0	1	1	0	1					
1	0	0	1	0					
1	0	1	0	0					


Division :- Second Year - IT - 047

Subject :- LDCO Lab Assignment No. 4

1	1	0	0	0
1	1	1	1	1

DIFFERENCE= $\sum m(1, 2, 4, 7)$

BORROW= $\sum m(1, 2, 3, 7)$



Conclusion: In this way Decoder & its applications are studied, implemented &

tested.

FAQ's:

- 1. What is a multiplexer?
- 2. What is a Demultiplexer?
- 3. Enlist applications of multiplexer.
- 4. Define the terms Encoder and Decoder.
- 5. What is the difference between multiplexer & demultiplexer?
- 6. What is the difference between decoder & demultiplexer?

PRACTICE ASSIGNMENTS / EXERCISE / MODIFICATIONS:

- 1. Implement 16:1 mux by cascading 4, 4:1 mux using IC 74153.
- 2. Implement full subtractor using hardware reduction table.

Division :- Second Year -IT - 047

Subject :- LDCO Lab Assignment No. 4

