

# Report HW assignment1

---

-Rishabh Kumar 2021CS10103

---


-Ruchir Singh 2021CS10119

---

Here, In this assignment we have Designed and implemented a circuit that takes a 4-digit hexadecimal number (so each number is 4-bit) from switches in the Basys3 board and displayed it on the 4-seven segment displays on the board.

## Part 1.


Firstly we have done implementation for 1 digit only using 4 switches on basis board and from the truth table and k-map we have decided its combinational logic (corresponding to all 7 LEDs) with minimum literals. Now in VHDL taking 4 input and 7 output considering the 4-bit anode signal such that our output digit is on first digit of 4, we have implemented the logic and made changes in Basys3 file as required. Here is a picture( from google) illustrating the visuals of digits from 0 to 15 in hexadecimal system-





## Part 2.




We have an input vector of size 16 , a clk variable which is representing clock, 8 outputs from a1 to g1 and an anode vector “vec” of size 4. Also we have some intermediate values where w,x,y,z are inversion of four input for a digit, var is a vector containing 4 input values for a digit display, s1 and s2 are selectors, counter is a natural number from 0 to 1200000. Now according to rising edge and counter value we will assign the value to s1 and s2. Now these selectors value will tell us that which digit we have to change after deciding the anode vector( which has been decided on the basis of s1 and s2 value). Now we have implemented the minimised combinational logic for 7-segment display out of our current input of 4-size vector “var”.

Now here is the synthesised design of my code-



Some Basis Board Outputs-







# Implementation-

Project 1 - [/home/btech/cs1210119/project\_1/project\_1.xpr] - Vivado 2016.4

File Edit Flow Tools Window Layout View Help

Quick Access

Implementation Complete

Flow Navigator

- Run Simulation
- RTL Analysis
  - Elaboration Setting
  - Open Elaborated
- Synthesis
  - Synthesis Setting
  - Run Synthesis
  - Open Synthesized
    - Constraints Wi
    - Edit Timing Co
    - Set Up Debug
    - Report Timing
    - Report Clock N
    - Report Clock In
    - Report Method
    - Report DRC
    - Report Noise
    - Report Utilizati
    - Report Power
    - Schematic

- Implementation
- Implementation S
- Run Implementati
- Implemented Des
  - Constraints Wi
  - Edit Timing Co
  - Report Timing
  - Report Clock N
  - Report Clock In
  - Report Method
  - Report DRC
  - Report Noise
  - Report Utilizati
  - Report Power
- Program and Debug
- Bitstream Setting
- Generate Bitstrea
- Open Hardware M

Implemented Design - xc7a35tcbg236 1 (active)

Project Summary x Device x assignment\_1\_tb.vhd x assignment1.vhd x Schematic x

87 Cells 28 I/O Ports 126 Nets

The schematic diagram displays a complex digital circuit implementation. It features a central core of logic blocks, likely LUTs (Look-Up Tables) and flip-flops, interconnected by a dense network of green lines representing signal nets. The circuit is organized into several vertical columns, with input and output ports visible on the left and right sides. The overall structure suggests a multi-stage logic design, possibly a data path or control logic for a specific application.

Properties Sources

Timing

## Some of simulation after running over testbenches-

