




Unit - 3Hazards $X = 1$ $Y = 1, 0$ $Z = 0, 1, 0$ $Z = 1, 0, 1$ 

Hazard are unwanted switching transient that may appear at the O/P of crt bcz different path exhibit different propagation delay such transient are called as 'blitch' Hazard occur both in combinational crt as well as sequential crt.

Consider the case when $X, Y, Z = 1$ the O/P (w) will be 1, now the I/P y is changed from 1 to 0, the crt O/P should remain constant but it may go at logic 0 for a moment if the o/p switch in the following sequence.

- gate 1 O/P goes to 1, then gate 3 O/P goes to 0
- when the inverted O/P goes to 1

then back to output goes to 0 b
finally she set off goes to 1

Stacie O' Hearn

Hazard can be classified as three types :
Static Hazard . } occur in both
{ static 1 combination as 2
static 0 sequential circ

In practice the g/p change is seen in combination propagation delay a logic cell may go to 1, when it should remain at 0. This transient is called as static D hazard.


Dynamic Thread

3. Eventual Hazard → occurs in sequential

Stahl 1 Maxx

→ Memorability change

Prevention of Static & Dynamic Hazard




$$Y = \bar{a}b + \bar{b}c$$

fig.(a)

$$Y = \bar{b}c + \bar{a}c + \bar{a}\bar{b}$$

fig.(c)



a

b

c

d

e

f

g

h

i

j

k

l

m

n

o

p

q

r

s

t

u

v

w

x

y

z

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz

aa

bb

cc

dd

ee

ff

gg

hh

ii

jj

kk

ll

mm

nn

oo

pp

qq

rr

ss

tt

uu

vv

ww

xx

yy

zz</div

for this extra gates are introduced to make equal delay.

Difference b/w Synchronous & Asynchronous sequential CKT

Synchronous sequential CKT

- A synchronous CKT is a system whose behaviour is define from a knowledge of its signal at discrete instant of time.

- Here the memory element are unclocked flip-flop.

- Synchronisation is employed by the help of clock pulse.

Asynchronous sequential CKT

- The behaviour of Asynchronous CKT depends upon the order in which the I/P change & the state of CKT can be affected at any instant of time.

- The memory element are either unclocked flip-flop or time delay element.


- Here, no synchronisation hence it is a combinational CKT with feedback.

DATE: 11/11/11
PAGE NO. _____

- | | |
|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| <ul style="list-style-type: none">The max operating speed of clock depends on time delay involved. | <ul style="list-style-type: none">• Bcz of absence of clock Asynchronous CIG can operate faster than synchronous CKT |
| <ul style="list-style-type: none">Easier to design | <ul style="list-style-type: none">• More difficult to design. |

Synthesis of Sequential Circuit

Draw the sequential ckt using D-Flip-Flop.



Step - 1 : State Table

P.S	N.S			y
A _n B _n	$x=0$	$x=1$	A _{n+1} B _{n+1}	x=0 x=1
0 0	0	0	1 0	0 1
0 1	1	1	0 0	0 0
1 0	1	0	0 1	1 0
1 1	0	1	1 0	1 0

Step - 2 : Excitation Table of D-Flip-Flop

O _n	O _{n+1}	D	
0	0	0	
0	1	1	
1	0	0	
1	1	1	

Step-3 Excitation Table.


$Y \quad A_n \quad B_n x$

P.S	G.P	N.S	F.F.G/P	Y
A _n	B _n	x	A _{n+1}	D _a
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
0	1	0	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

$$Y = A_n \bar{x} + \bar{A}_n \bar{B}_n x$$

$B_n x$		00	01	11	10
0	1	(1)	(1)		
1	1				

$$\begin{aligned} D_A &= \bar{A}_n \bar{B}_n x + \bar{A}_n B_n \bar{x} + A_n \bar{B}_n \bar{x} + A_n B_n x \\ &= \bar{A}_n (B_n \oplus x) + A_n (\bar{B}_n \oplus x) \\ &= \bar{A}_n (B_n \oplus x) + A_n (\bar{B}_n \oplus \bar{x}) \\ &= x \oplus A_n \oplus B_n \end{aligned}$$



Draw the sequential circuit using JK

B_n		00	01	11	10
0	1		(1)		
1	1				

$$D_B = \bar{A}_n B_n \bar{x} + A_n \bar{B}_n x$$

DATE: 11
PAGE NO. 14

DATE: 11
PAGE NO. 14

DATE: 11
PAGE NO. 14

JA	An	B _n X	00	01	11	10
0		X		X	X	X
1	X	X	X	X	X	X

$$JA = \bar{B}_n X + B_n \bar{X}$$

$$X \oplus B_n = X \oplus B_n$$

JB	An	B _n X	00	01	11	10
0		X		X	X	X
1	X	X	X	X	X	X

Skb-3 Excitation Table of JK Flip Flop

$$JB = An X$$

KA	An	B _n X	00	01	11	10
0		X		X	X	X
1	X	X	X	X	X	X

$$KA = \bar{B}_n X + B_n \bar{X}$$

$$= X \oplus B_n$$

$$KA = \bar{B}_n X + B_n \bar{X}$$

Skb-3 Excitation Table	QD P(Y)
P.S.	QP
An	B _{n+1}
B _n	X
0	0
0	0
0	1
0	1
0	1
0	1
1	0
1	0
1	1
1	1
1	1
1	1

$$KA = \bar{A} \bar{n} \bar{X} + A n \bar{X}$$

$$KA = A \bar{n} \bar{X} + \bar{A} n X$$

Skb-3 Excitation Table	QD P(Y)
P.S.	N.S.
An	B _{n+1}
B _n	X
0	0
0	0
0	1
0	1
0	1
0	1
1	0
1	0
1	1
1	1
1	1

y	A_n	B_n	x	0	1	11	10
0	0	0	0	1	1	1	1
1	0	0	1	0	0	0	0
1	1	0	0	0	1	1	0
1	1	1	0	0	0	1	0


$$y = A_n x + \bar{A}_n \bar{B}_n x$$

Step-1 State Table		Step-2 Excitation Table of D-Flip Flop	
P.S	N.S	On	On+1
0	0	0	0
0	1	0	1
1	0	1	1
1	1	0	0

Step-3 Excitation Table		Y	
P.S	S/P	N.S	R.P.G/P
0	0	0	0
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	1	0
1	0	0	1
1	1	0	0
1	1	1	0

Draw the sequential circuit by using

- (i) D- Flip Flop
- (ii) J-K Flip Flop



D-Flip Flop		J-K Flip Flop	
A_1	B_1	J_1	K_1
S_1	P_1	J_2	K_2
Q_1	Q_2	Q_1	Q_2

DATE: 1/1
PAGE NO. 1

JTAG
ON DATE

DATE: 1/1
PAGE NO. 1

D_A $\begin{array}{c} B_n \\ \diagdown \end{array} \begin{array}{ccccc} 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 \end{array}$

A_n	0	1	0	1
0	1	0	1	0
1	0	1	0	1


$$D_A = A_n \bar{B}_n x + \bar{A}_n \bar{B}_n x + A_n B_n x + \bar{A}_n B_n \bar{x}$$

$$D_B = \bar{A}_n x \quad Y = A_n \bar{B}_n \quad D_B = \bar{A}_n \bar{B}_n$$

Step-3 Excitation Table
P.S. go N.I.S. E.F. G.P. Y

P.S. $\begin{array}{ccccc} A_n & B_n & x & D_A & D_B \end{array}$

$\begin{array}{ccccc} 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 \\ 0 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 & 1 \\ 0 & 1 & 1 & 1 & 0 \end{array}$



Using J K Flip Flop.

Step-1 State Table

P.S.	N.I.S.	Y
$A_n \bar{B}_n$	$x=0$	\bar{Q}
$A_n \bar{B}_n$	$x=1$	Q

$$D_A = A_n \bar{B}_n x + \bar{A}_n \bar{B}_n x$$

$$= x(A_n + B_n)$$

D	Q	Q'
0	0	1
1	1	0
0	1	0
1	0	1

Excitation table of JK flip.

Step-3 Excitation T K

On 0 0 X

0 1 1 X

1 0 X 0

1 1 1 1

$$J_B = \bar{A}nX$$

J_B	n	B_{n0}	00	01	11	10
0			X	X	X	X
1			X	X	X	X

Step-3 Excitation Table

P.S g/p N.S f-f g/p Y

An Bn x 0 0 X 0 X 1

0 0 0 0 1 0 X 1 X 0

0 0 1 0 1 0 X 1 X 0

0 1 0 0 0 X 1 X 1 0

0 1 1 0 1 X 1 X 0 0

0 1 0 1 1 X 1 X 0 0

1 0 0 0 X 1 0 X 1 0

1 0 1 0 X 0 0 X 0 0

1 1 0 0 X 1 X 1 1 0

1 1 1 0 X 0 X 1 1 0

K_A	A_n	B_{n0}	00	01	11	10
0	X	X	X	X	X	X
1	X	X	X	X	X	X

$$K_A = \bar{x}$$


K_B	A_n	B_{n0}	00	01	11	10
0	X	X	X	X	X	X
1	X	X	X	X	X	X

$$K_B = A_n + \bar{x}$$


Y	A_n	B_{n0}	00	01	11	10
0	X	X	X	X	X	X
1	X	X	X	X	X	X

$$Y = \bar{x} + A_n B_n$$

$$J_A \quad A_n \quad B_{n0} \quad 0 \quad 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 0$$




$$B_n \rightarrow D$$



$$D \rightarrow Q_A$$



$$Q_A \rightarrow A_n$$



$$A_n \rightarrow J_B$$

JK

$$J_B = B_n x$$

$$B_n \rightarrow D$$



$$D \rightarrow Q_B$$



$$Q_B \rightarrow K_B$$

JK

Using D-Slip-Stack

Step-1



Step-1 State Table

P.S.	N.S.	$x = 1$	$x = 0$	O/P
$A_n B_n$	\bar{x}	$A_{n+1} B_{n+1}$	D_A	D_B
0 0	0	0 0	0 0	0 0
0 0	0	0 1	0 1	0 0
0 0	1	1 0	0 0	1 0
0 1	0	0 0	0 0	0 0
1 0	1	1 0	1 0	1 0
1 1	0	0 1	0 1	0 1
1 1	1	1 1	1 1	1 0

DA

	0	1	10	11	10
	1	1	1	1	1

$$DA = A_n \bar{B}_n + A_n x + \bar{B}_n x$$

$$= A_n \bar{B}_n + x(A_n + \bar{B}_n)$$

Step-2 Excitation Table

B_n	B_{n+1}	D	A_n	$B_n x$	$A_n \bar{B}_n$	D_A	D_B
0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0
1	0	1	1	0	0	1	0
1	1	0	1	1	1	1	0

DB


	0	1	10	11	10
	0	1	1	1	1

$$D_B = A_n \bar{x} + A_n B_n + B_n \bar{x}$$

$$= \bar{x}(A_n + B_n) + A_n B_n$$

Step-3 Excitation Table of D-Slip-Stack

C_n	B_{n+1}	J	K	Q_p
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	0	



J_B	An	Bn	X	00	01	11	10
0			X	X	X	X	X
1			X	X	X	X	X

$$J_B = An \bar{B}_n$$

K_B	An	Bn	X	00	01	11	10
0			X	X	X	X	X
1	X	X	X	X	X	X	X

Using D-Hip Flop

Step-1 State Table

P.S.	N.S.	D	O/P Y
An Bn	$x=0$ $A_{n+1} B_{n+1}$	$x=1$ $A_{n+1} B_{n+1}$	$x=0$ $x=1$
0 0	0	1	0 0
0 1	1	0	1 0
1 0	0	0	0 1
1 1	0	0	0 0


y	An	Bn	X	00	01	11	10
0			X	X	X	X	X
1			X	X	X	X	X

$$y = An \bar{B}_n$$

Step-2 Excitation Table

	D_n	D_{n+1}	D
	0	0	0
	0	1	1
	1	0	0
	1	1	1

Step-3 Excitation Table of D-Hip Flop



DATE: 1/1
PAGE NO. _____

JATA
DATE: 1/1
PAGE NO. _____

DATE: 1/1
PAGE NO. _____

P.S	gP	N.S	PP gP	Q/P Y
A _n	B _n	X'	A _{n+1}	B _{n+1}
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	0	0
1	1	1	0	1
1	1	0	1	0
1	1	1	1	0
1	1	0	0	0
1	1	1	0	0

(b) Using J-K Flip Flop.

Step-1 State Table

P.S	N.S	Y
x=0	A _n	B _n
x=1	A _{n+1}	B _{n+1}

$$DA = \bar{A}n x + \bar{A}n \bar{x} Bn$$

$$= DA \oplus x$$

DA	A _n	B _n	A _{n+1}	B _{n+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

Step-2 Excitation Table

$$DA = \bar{A}n \bar{B}n + \bar{B}n x$$

$$= \bar{B}n (\bar{A}n + x)$$

$$Y = \bar{A}n \bar{B}n 0 0 0 1 1 1 0$$

Y	A _n	B _n	0	1	1	0
0	0	0	0	1	1	0
1	1	1	1	0	0	1

$$y = \bar{A}n \bar{B}n x$$

DATE: 4/1
PAGE NO. —

—1—

DATE: / /
PAGE NO.

~~Yaffle J-K Blip Blip~~

K_B	A_n	B_m
00	01	
01	11	
11	10	
10		

P.	S	G/P	N.J.			
J	A	B	K _A	J _B	K _B	Y
1	1	1	1	1	1	1

An	Bn	C
0	0	0
1	1	X
1	1	X
0	0	0

1 1 1 1 1 1 1 1 1

T_A	A_n	B_m	00	01	11	10
0	X	X	X	X	X	X
1	X	X	X	X	X	X

Moore Ckt.

JB	An	Bn	00	01	11	10
0	0	00				
1	1	01	X	X		
1	1	11	X			
1	1	10	X			

$$J_B = x + \bar{A}n\bar{\tau}$$

k_A	A_B	$b_{n,k}$	00	01	11	10
0	X	X	X	X		
1	X	X	X	X		
1	X	X	X	X		
1	X	X	X	X		

$T_A \quad A_n \quad B_{n+1}^m$
 $0 \quad | \quad 0 \quad 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 0$
 $| \quad X \quad | \quad X \quad | \quad X \quad | \quad X \quad | \quad X$

$T_B \quad A_n \quad B_{n+1}^m$
 $0 \quad | \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0$
 $| \quad X \quad | \quad X \quad | \quad X \quad | \quad X \quad | \quad X$

$$T_B = \bar{A}_n$$

Step-1 State Variable		γ	γ
P.S	$N.S$	$x=2$	
$A_n B_n$	$A_{n+1} B_{n+1}$	$A_{n+1} B_{n+1}$	
0 0	1 1	1 0	1
0 1	1 1	1 0	1
1 0	1 0	1 1	0
1 1	1 1	X 0	0

Step-2 Excitation Variable T-K Flip-flop

Step-2 Excitation Variable T-K Flip-flop		J	K
On	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$T_B \quad A_n \quad B_{n+1}^m$
 $0 \quad | \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0$
 $| \quad X \quad | \quad X \quad | \quad X \quad | \quad X \quad | \quad X$

$$T_B = \bar{K}$$

$T_B \quad A_n \quad B_{n+1}^m$
 $0 \quad | \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0$
 $| \quad X \quad | \quad X \quad | \quad X \quad | \quad X \quad | \quad X$

$$T_B = \bar{A}_n x + A_n \bar{x}$$

$$= A_n \oplus x$$

Step-3 Excitation Table T-K Flip-flop		E	G	H
P.S	Q_P	N.S	$E Q_H P$	Y
A_n	B_n	x	$A_{n+1} B_{n+1}$	$T_A \quad T_B \quad K_B$
0 0	0 0	0	1	$0 \quad \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0$
0 0	0 0	1	0	$ \quad X \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
0 0	1 0	0	0	$1 \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
0 1	0 1	1	1	$ \quad X \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
0 1	1 0	1	X	$1 \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
1 0	0 0	1	X	$1 \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
1 0	1 0	1	0	$1 \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
1 1	0 0	0	X	$1 \quad \quad X \quad \quad X \quad \quad X \quad \quad X$
1 1	1 1	1	X	$1 \quad \quad X \quad \quad X \quad \quad X \quad \quad X$

$Y \quad A_n \quad B_{n+1}^m$
 $0 \quad | \quad 0 \quad 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 0$
 $| \quad X \quad | \quad X \quad | \quad X \quad | \quad X \quad | \quad X$

$$Y = A_n \bar{B}_n + \bar{A}_n B_n$$

Step-1 State Table


P.S	N.S			
	$x=0$	B_{n+1}	A_{n+1}	B_{n+1}
0 0	0	0	0	1
0 1	0	1	1	1
1 0	1	0	0	0
1 1	1	1	1	0

Step-2 Excitation Table

On	On+1	D
0	0	0
0	1	1
1	0	0
1	1	1


Step-3 Excitation Table of D-Flip Flop

P.S	S/P	N.S	E.P.G/S/P	
A _n	B _n	x	A _{n+1}	B _{n+1}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	1	0
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0



- Design a sequential ckt with two D-Flip Flop A & B and 1 input x.
when $x=0$ the state of the ckt remain the same. when $x=1$, the ckt passes through state transition from 00 to 01 to 10 back to 00 I suppose

clt passes through state transition 00 to 01 to 10 to 11 to 00 back to 00

Step-3 Excitation Table of D-Flip Flop


P.S	S/P	N.S	E.P.G/S/P	
A _n	B _n	x	A _{n+1}	B _{n+1}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	1	0
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0

$$\begin{array}{c} D_B \\ \bar{A}_B x + B_B \bar{x} \\ = A_B \bar{x} + B_B x \\ = A_B x + B_B x \end{array}$$

$$D_B = 0 \quad \bar{x} \quad 0 \quad 1 \quad 1 \quad 1 \quad 0$$

$$0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1$$

$$D_B = \bar{A}_B x + B_B \bar{x}$$




Step-1 State table

P.S	N.S	x	y
-----	-----	---	---

A_B	B_B	C_B	x=0	y=0
0	0	0	1	1
0	1	0	0	0
1	0	0	1	0
1	1	0	0	1

A_B	B_B	C_B	x=1	y=1
0	0	0	1	0
0	1	0	0	0
1	0	0	0	1
1	1	0	1	0



Design a sequential circuit that has 3 flip-flop A, B & C, 1 input x. 1 output y. The state diagram is shown in fig. The circuit is to be designed by using the unused states as don't care conditions. Use J-K flip flop for designing.

Step-3 Excitation Table

00	00	X	X	X	X	X	X	X
01	01	X	X	X	X	X	X	X
11	11	X ¹	X ²	X ³	X ⁴	X ⁵	X ⁶	X ⁷
10	10	X ⁸	X ⁹	X ¹⁰	X ¹¹	X ¹²	X ¹³	X ¹⁴

$$J_A = \overline{B_m} \bar{x} + \overline{B_n} \bar{x} \quad J_A = \overline{B_n} \bar{x}$$

$$\begin{aligned} &= \overline{B_m} (\overline{C_m} + \overline{C_n} \bar{x}) \\ &= \overline{B_m} (\overline{C_m} \oplus \bar{x}) \end{aligned}$$

Step 3

N.S

y.

$$J_B = A_{mB_n}^{(m \oplus n)} \quad 00 \quad 01 \quad 11 \quad 10$$

A _{mB_n}	00	01	11	10
00	X ⁰	X ¹	X ²	X ³
01	X ⁴	X ⁵	X ⁶	X ⁷
11	X ⁸	X ⁹	X ¹⁰	X ¹¹
10	X ¹²	X ¹³	X ¹⁴	X ¹⁵

$$K_A = 1$$

$$J_B = A_{mB_n}^{(m \oplus n)} \quad 00 \quad 01 \quad 11 \quad 10$$

$$A_{mB_n}^{(m \oplus n)} \quad 00 \quad 01 \quad 11 \quad 10$$

A _{mB_n}	00	01	11	10
00	X	X	X	X
01	X	X	X	X
11	X	X	X	X
10	X	X	X	X

$$J_B = A_{mB_n}^{(m \oplus n)}$$

$$A_{mB_n}^{(m \oplus n)} \quad 00 \quad 01 \quad 11 \quad 10$$


A _{mB_n}	00	01	11	10
11	X	X	X	X
10	X	X	X	X
11	X	X	X	X
10	X	X	X	X

$$K_B = C_m x + C_n \bar{x} = C_m \oplus x$$

$$K_B = C_m x + C_n \bar{x} = C_m \oplus x$$

J_C	$A \oplus B$	00	01	11	10
00	X	X	X	X	X
01	X	X	X	X	X
11	X	X	X	X	X
10	X	X	X	X	X

$$J_C = A \oplus x + \bar{A} \oplus \bar{B} \oplus \bar{x}$$



K_C	$A \oplus B$	00	01	11	10
00	X	X	X	X	X
01	X	X	X	X	X
11	X	X	X	X	X
10	X	X	X	X	X

2. Design a sequential circuit with two JK flip-flops. If $E=0$, the output remains in state

same state regardless of the value of x when $E=1$. $x=1$ the circuit goes to the transition 00 to 01 to 10 to 11 back to 00 & repeat when $E=1, x=0$

the circuit goes to the transition 00 to 10 to 01 back to 00 & repeat

Step-1 Excitation Table

On	On	On	T	K
0	0	0	0	X
0	1	1	1	X
1	0	1	X	1
1	1	X	1	0

Step-2 Excitation Table of JK Flip-Flop

$$K_A = E(B_n \bar{O} x)$$

P. S	J/P	E x	A _{n+1}	B _{n+1}	J _A	K _A	J _B	K _B
00	00	00	00	00	X	X	X	X
00	01	00	00	00	X	X	X	X
01	00	00	00	00	X	X	X	X
01	01	00	00	00	X	X	X	X
10	00	00	00	00	X	X	X	X
10	01	00	00	00	X	X	X	X
11	00	00	00	00	X	X	X	X
11	01	00	00	00	X	X	X	X
10	10	00	00	00	X	X	X	X
10	11	00	00	00	X	X	X	X
11	10	00	00	00	X	X	X	X
11	11	00	00	00	X	X	X	X

$$K_A = B_n E x + \bar{B}_n E \bar{x}$$

$$= E(B_n \bar{O} x)$$

J_B

A _{n+1}	E _x	00	01	11	10
00	00	X	X	X	X
01	01	X	X	X	X
11	11	X	X	X	X
10	10	X	X	X	X

J_B = E

K_B

A _{n+1}	E _x	00	01	11	10
00	00	X	X	X	X
01	01	X	X	X	X
11	11	X	X	X	X
10	10	X	X	X	X

J _A	A _{n+1}	E _x	X ₁₀	X ₁₁	X ₁₂	X ₁₃	X ₁₄	X ₁₅
00	00	00	0	1	1	1	0	0
01	01	00	1	0	1	1	0	0
11	11	00	1	1	0	1	0	0
10	10	00	0	1	0	1	0	0

$$J_A = B_n E x + \bar{B}_n E \bar{x}$$

$$= E(B_n x + \bar{B}_n \bar{x})$$

Step-2 Excitation Table

B_n	B_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step-3 Excitation Table J-K Flip Flop

P.S N.S F.F.G/P

A_n	B_n	C_n	A_{n+1}	B_{n+1}	C_{n+1}	J	K
0	0	0	0	0	1	0	X
0	0	1	0	1	0	0	X
0	1	0	0	1	1	0	X
0	1	1	1	0	0	1	X
1	0	0	0	0	0	X	1
1	0	1	X	X	X	X	X
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

Draw a sequential circuit for a given circuit using JK flip flop

J_A	A_n	B_n	C_n	J_A	A_{n+1}	B_{n+1}	C_{n+1}
0	0	0	0	0	1	X	X
1	0	0	0	1	X	X	X
1	0	1	0	1	X	X	X
1	1	0	0	1	X	X	X
1	1	1	0	1	X	X	X



Step-1 State Table

For P.S N.S

A_n	B_n	C_n	A_{n+1}	B_{n+1}	C_{n+1}
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	1	1
0	1	1	1	0	0

$$J_A = B_n C_n$$


K_A	A_n	B_n	C_n	J_A	A_{n+1}	B_{n+1}	C_{n+1}
0	0	0	0	0	1	X	X
0	0	1	0	1	X	X	X
0	1	0	0	1	X	X	X
0	1	1	0	1	X	X	X

A_n	B_n	C_n	A_{n+1}	B_{n+1}	C_{n+1}
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	1	1
0	1	1	1	0	0

A_n	B_n	C_n	A_{n+1}	B_{n+1}	C_{n+1}
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	1	1
0	1	1	1	0	0

$$K_A = 1$$

State Assignment



$$T_B = \bar{A} \bar{C}$$

T _B	A _n	B _n 00	01	11	10
0	0	X	X	X	X
1	X	X	X	X	X

T _B	A _n	B _n 00	01	11	10
0	0	X	X	X	X
1	X	X	X	X	X

$$K_B = C_n.$$

T _C	A _n	B _n 00	01	11	10
0	0	X	X	X	X
1	X	X	X	X	X

$$T_C = \bar{A} \bar{B}$$

Step-1 State table.

P.S N.S
 $x=0$ $x=1$

y
 $x=0$ $x=1$

K _c	A _n	B _n 00	01	11	10
a	0	X	1	1	X
b	1	X	X	X	X

$$K_c = 1$$

d	e	f	g
0	1	0	0
1	0	1	0
0	0	0	1
1	1	1	1

P.S N.S
 $x=0$ $x=1$

K _c	A _n	B _n 00	01	11	10
a	0	X	X	X	X
b	1	X	X	X	X

C.L.

DATE 1/1
PAGE NO.

DATE 1/1
PAGE NO.

Step 2

	P.S	N.S
a	c	b
b	d	c
c	e	d
d	f	e
e	g	f
f	h	g
g	i	h
h	j	i
i	k	j
j	l	k
k	m	l
l	n	m
m	o	n
n	p	o
o	q	p
p	r	q
q	s	r
r	t	s
s	u	t
t	v	u
u	w	v
v	x	w
w	y	x
x	z	y
y	z	z
z	z	z

Step-6 Reduced State Table

P, S	N, S	γ
$A_n B_m C_n$	$X=0$ Anti-Bent Unit $X=1$ Anti-Bent Unit	$X=0 \quad X=1$
0 0 0	0 1 0	0 0
0 0 1	0 1 1	0 1 0
0 1 0	1 0 0	0 0
0 1 1	1 0 0	0 1 1
1 0 0	0 1 1	1 1
1 0 1	0 0 0	1 0

Step-7 Excitation Table

	0	0	0	0
0	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Step-4

	P.S	N.S	Y.
a		$x=0$	0 0
b		$x=1$	0 0
c	d	c	0 0
d	e	d	1 1
e	d	d	1 0
		0	1

Step-5 Design the valve.

$$C_1 = 100$$

b-
3
1

$$b = 0$$

卷之三

C = 0.1D

- 1 -

二二四

DATE 1/1
PAGE NO.

DATE: 11
PAGE NO. 1

1	0	1	1	x	x	x	x	x	x
1	1	0	0	x	x	x	x	x	x
1	1	1	0	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x
1	1	1	1	x	x	x	x	x	x

DA	AB ₂	OO	O'	1'	1''	1'''
0	0	0	0	1	1	1
0	1	1	1	5	2	2
1	X	X	X	X	X	X
1	2	2	2	5	5	5
1	9	9	9	15	15	15
1	X	X	X	X	X	X
1	10	10	10	15	15	15

		0	0
	0	1	1
1	1	1	1
1	1	X	X
1	X	X	X

$$DA = Bn \bar{m}$$

DB	Anzahl	00	01	11	10
00	1				
01	1				
11	X	X	X	X	
10	X	X	(X)		

$$DB = Bn x + \overline{Bn} \overline{x} + Bn Cn$$

$$= (Bn \odot x) + \overline{Bn} Cn$$

Dc AnBn (m n 00 01 11 10)


1

100

10


2

1



Using J.K Flip Flop

c	e	y	1.0
e	y	a	0.1
e	y	b	1.0




Step-1 State Table

P.S. N.S $x=1$ $x=0$ $x=1$

	a	b	c	d	e	y
$x=0$	0	0	0	0	0	0
$x=1$	0	0	0	0	0	0
$x=0$	1	1	1	1	1	1
$x=1$	1	1	1	1	1	1

Step-4 State Diagram



Step-5 Assign the value


Step-2 Reduction

P.S. N.S $x=1$ $x=0$ $x=1$

	a	b	c	d	e
$x=0$	0	0	0	0	0
$x=1$	0	0	0	0	0
$x=0$	1	1	1	1	1

Hours Worked (X)	Amount Earned (Y)
0	0
1	10
2	20
3	30
4	40
5	50
6	60
7	70
8	80
9	90
10	100
11	110

$$Y = A_{\text{fix}} + B_{\text{fix}} \bar{m} + B_{\text{fix}} \bar{x}$$



Step-1 State Table
P.S N.S Y

	$x=0$	$x=1$	$2=0$	$x=1$
a	a	b	0	0
b	c	b	0	0
c	d	b	0	0
d	a	c	0	0
e	a	b	1	0

Step-2 Align values

Step-2 Design Values

Step-2 Align values

Step-2 Assign values

Step-2 Assign values
 $a = 000$
 $b = 001$
 $c = 010$

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$
$de = 100$

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$
$de = 100$
$B = bcd$

Step-2 Assign values
 $a = 000$
 $b = 001$
 $c = 010$
 $d = 011$
 $de = 100$
 $B = 1001$

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$
$de = 100$
$B = 1001$

Step-2 Assign values

$a = 000$

$b = 001$

$c = 010$

$d = 011$

$\text{de} = 100$

$B = \text{loop}$

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$
$e = 100$
$f = 101$

Step-3 Reduced state

Step-2 Assign values

$a = 000$
$b = 001$
$c = 010$
$d = 011$
$\text{dec} = 100$
$B = \cdot 0001$

Step-3 Reduced step

Design a sequential circuit using D
or T flip-flop

Design a sequential circuit using D flip flop.

(2)

SITAM
ON DNADATE: 11/11
PAGE NO. _____

P.S	N.S	$x = \delta$	$x = z$	y
An Bn (n)	Anti Bn+1 (n+1)	Anti Bn+1 (n+1)	Anti Bn (n)	
0 0 0	0 0 0	0 0 0	0 0 1	0 0
0 0 1	0 1 0	0 1 0	0 0 1	0 0
0 1 0	0 1 1	0 0 1	0 0 1	0 0
0 1 1	0 0 0	1 0 0	0 0 0	1 0
1 0 0	0 0 0	0 0 1	0 0 1	1 0
1 0 1	0 0 1	0 0 1	0 0 1	1 1
0 1 1	1 0 0	0 0 0	1 0 0	1 1 0
1 0 0	0 0 0	1 0 0	0 0 0	1 1 1

true

Step-4 Excitation Table.

Dn	Qn+1	D
0	0	0
0	1	1
1	0	0
1	1	1

Step-5 Proliferation table of D-

 $D_c = BnCnx$ $D_B = Bn\bar{C}n\bar{x} + \bar{B}nCn\bar{x}$

$A_n B_n (n)$	x	$A_{n+1} B_{n+1} (n+1)$	D_A	D_B	D_C	y	$A_{n+1} B_{n+1} (n+1)$
0 0 0	0	0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0 0
0 0 0	1	0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0 0
0 0 1	0	0 1 0	0 0 1	0 0 1	0 0 1	0 1	0 1 0
0 0 1	1	0 1 0	0 0 1	0 0 1	0 0 1	0 1	0 1 0
0 1 0	0	1 0 0	0 1 0	0 1 0	0 1 0	1 0	1 0 0
0 1 0	1	1 0 0	0 1 0	0 1 0	0 1 0	1 0	1 0 0
0 1 1	0	0 1 0	0 1 0	0 1 0	0 1 0	1 1	1 1 0
0 1 1	1	0 1 0	0 1 0	0 1 0	0 1 0	1 1	1 1 0
1 0 0	0	1 1 0	1 0 1	1 0 1	1 0 1	1 0	1 0 0
1 0 0	1	1 1 0	1 0 1	1 0 1	1 0 1	1 0	1 0 0
1 0 1	0	0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0 0
1 0 1	1	0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0 0
1 1 1	1	0 0 0	1 0 0	1 0 0	1 0 0	1 1	1 1 0
1 1 1	0	0 0 0	1 0 0	1 0 0	1 0 0	1 1	1 1 0
1 1 0	0	0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0 0
1 1 0	1	0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0 0

DATE: 11/11
PAGE NO. _____

(3)

$$D_c = \bar{B}n x + Bn \bar{x} \quad Y = A n \bar{x}$$

(5)

1. DATE
2. PAGE NO.5 ✓
DATE: 11
PAGE NO.:

JA	00	01	10	11
ABn	00	01	10	11
00	X	X	X	X
01	X	X	X	X
10	X'	X'	X'	X'
11	X'	X'	X'	X'

JB	00	01	10	11
ABn	00	01	10	11
00	X	X	X	X
01	X	X	X	X
10	X	X	X	X
11	X	X	X	X

$$JA = Bn \bar{m}x \quad KA = 1$$

JB	00	01	10	11
ABn	00	01	10	11
00	X	X	X	X
01	X	X	X	X
10	X	X	X	X
11	X	X	X	X

$$JB = Bn \bar{x} \quad KC = \bar{x} + Cn$$

JC	00	01	10	11
ABn	00	01	10	11
00	X	X	X	X
01	X	X	X	X
10	X	X	X	X
11	X	X	X	X

JC	00	01	10	11
ABn	00	01	10	11
00	X	X	X	X
01	X	X	X	X
10	X	X	X	X
11	X	X	X	X

$$JC = Bn + x \quad KC = \bar{x} + Cn$$

Step-1 State Table

$$\begin{array}{l} p.s \\ N.S \\ x=0 \\ x=1 \\ C \\ a \\ b \\ c \end{array}$$

$$\begin{array}{l} Y \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \end{array}$$

Y	0	1	0	1	0	1	0
0	X	X	X	X	X	X	X
1	X	X	X	X	X	X	X
0	X	X	X	X	X	X	X
1	X	X	X	X	X	X	X

Y	0	1	0	1	0	1	0
0	X	X	X	X	X	X	X
1	X	X	X	X	X	X	X
0	X	X	X	X	X	X	X
1	X	X	X	X	X	X	X

DATE: 11
PAGE NO.:

(7)

(b)

DATE: 11/11
PAGE NO. 1DATE: 11/11
PAGE NO. 1DATE: 11/11
PAGE NO. 1

(c)

a	b	c	1	0
e	c	a	0	0

Step-3 Assign Value.

$$a = 000$$

$$b = 001$$

$$c = 010$$

$$d_1 = 011$$

$$e = 100$$

Step-3 Reduced State Table.

P.S N-S Y

$A_n B_n C_n$	$X = 0$ Anti-Batt _{n+1} (n+1)	$X = 1$ Anti-Batt _{n+1} (n+1)	$X = 0$ X_{21}	$X = 0$ X_{21}
0 0 0	1 0 0	0 0 0	1 0	1 0
0 0 1	0 0 0	0 0 0	1 0	1 0
0 1 0	0 0 1	0 1 1	1 0	1 0
0 1 1	0 0 1	0 0 0	1 0	1 0
1 0 0	0 1 0	0 0 0	0 0	0 0

Step-4 Excitation Table

St. Out₁ D

0	0	0
0	1	1
1	0	0

$$D_A = \bar{A}_n \bar{B}_n \bar{C}_n \bar{X}$$

$$D_B = \bar{A}_n \bar{X} + B_n C_n X$$

$$D_C = B_n \bar{X} + B_n C_n + \bar{B}_n C_n X$$

$$Y = \bar{A}_n X$$

Step-5 Excitation Table of D.

$$D_C = B_n \bar{X} + B_n C_n + \bar{B}_n C_n X$$

三

LA STAG
MURKIN

DATE: _____

卷之三

DATE:
PAGE NO.

(1)

Using TIC

Sick-3 Reduced for

$$\begin{array}{|c|c|c|} \hline x_1 = 0 & x_2 = 1 & x_2 \\ \hline f(x_1, x_2) & f(x_1, 1) & f(0, 1) \\ \hline \end{array}$$

~~step 4~~ S-r flip flop. Excited

On - Oct 1 J f

P.S. 58

三

DATE 11/11
PAGE NO.

(1)

15

		AnBn		CmX	
		00	01	11	10
		00	10	11	10
		00	10	11	10
		01	11	11	11
		11	X'1 ²	X'1 ³	X'1 ⁴
		10	X'2 ¹	X'2 ²	X'2 ³
		X'3 ¹	X'3 ²	X'3 ³	X'3 ⁴
		X'4 ¹	X'4 ²	X'4 ³	X'4 ⁴
$J_A = \overline{BmCmX}$		$J_B = \overline{x}$			

$$JB = \overline{A \cap X}$$

$$f_B = \overline{x} + cm$$

	00	01	11	10	00	01	11	10
00	X	X	X	X	X	X	X	X
01	X	X	X	X	X	X	X	X
11	X	X	X	X	X	X	X	X
10	X	X	X	X	X	X	X	X

$$f_{11} = g_m$$

$$f_{11} = B_m x_1 + \bar{B}_m \bar{x}_1$$

y

	00	01	11	10
00				
01				
11				
10				

Step-1 State Table.

P.S

N.S

$x=0$

$x=1$

$x=0$

$x=1$

$x=0$

$x=1$

$x=0$

$x=1$

$x=0$

$x=1$

	a	b	c	d	a	b	c	d
a	0	1	0	0	0	0	1	0
b	1	0	1	0	1	0	0	1
c	0	0	0	1	0	1	0	0
d	0	0	1	0	0	0	0	1

$$y = Ax$$

Step-2 Assign Value.

$$a = 00$$

$$b = 01$$

$$c = 10$$

$$d = 11$$

Step-3 Reduced Table

P.S

N.S

$x=0$

$x=1$

$x=0$

$x=1$

$x=0$

$x=1$

$x=0$

$x=1$

$x=0$

$x=1$

y

(11)

DATE: 11/11
PAGE NO. 1DATE: 11/11
PAGE NO. 1DATE: 11/11
PAGE NO. 1


(15)

Step-4

$$\bar{B}_n (\bar{A}n\bar{x} + \bar{A}n x) + B_n (\bar{A}n\bar{x} + \bar{A}n x)$$

P.S	g/p	\bar{x}	NS	DA DB	Y
0	0	0	0	0 0	0
1	0	0	0	0 1	1
0	0	1	0	1 0	1
0	1	0	1	1 0	1
0	1	1	1	1 1	1
1	0	0	1	1 1	1
1	0	1	0	0 0	0
1	1	0	1	1 0	1
1	1	1	0	0 0	1

DA

 $\bar{A}n \bar{B}_n \bar{x} 0 1 1 0 \quad \bar{A}n \bar{B}_n \bar{x} 0 0 0 1 1 0$
 $D_A = \bar{A}n\bar{B}_n\bar{x} + \bar{A}n\bar{x}$

Step-1 State Table
 P.S $\bar{x}=0$ $\bar{x}=1$ $x=0$ $x=1$
 Q a b c d
 b c d a
 c d a b
 d b c a

Y 0 0 0 1 1 1 0

a = 0 0
 b = 0 1
 c = 1 0
 d = 1 1

Step-2 Assign value



$$Y = \bar{A}n\bar{B}_n\bar{x} + \bar{A}n\bar{B}_n x + \bar{A}nB_n\bar{x} + \bar{A}nB_n x$$

Step-3 Reduced state.

\bar{P}_B	0	0	0	1	1	0
\bar{A}_B	1	0	1	1	1	0
\bar{B}_B	1	1	0	0	1	0
\bar{C}_B	1	1	0	0	0	1
\bar{D}_B	1	0	1	0	1	1

\bar{P}_B	0	0	0	1	1	0
\bar{A}_B	1	0	1	1	1	0
\bar{B}_B	1	1	0	0	1	0
\bar{C}_B	1	1	0	0	0	1
\bar{D}_B	1	0	1	0	1	1

$$J_B = B_B$$

$$J_B = \bar{x}$$

Step-4
p.s GIP \rightarrow X makes Y

\bar{A}_B	0	0	0	0	0	0
\bar{B}_B	0	0	1	0	1	0
\bar{C}_B	0	1	0	1	0	1
\bar{D}_B	0	1	0	1	0	1
\bar{P}_B	0	1	1	1	1	0
\bar{A}_B	1	0	1	0	1	0
\bar{B}_B	1	0	1	0	1	0
\bar{C}_B	1	0	1	0	1	0
\bar{D}_B	1	0	1	0	1	0

$$\begin{aligned} J_B &= \bar{A}_B x + A_B \bar{x} & J_B \cdot A_N x + \bar{A}_N \bar{x} \\ &= A_N \oplus x & = A_N \odot x \\ &= \bar{A}_N \bar{x} + \bar{A}_N \bar{B}_B x + A_N B_B x + A_N D_B \bar{x} \\ &= B_B (A_N \oplus x) + A_N B_B \end{aligned}$$

Step-5


\bar{P}_B	0	0	0	0	0	0
\bar{A}_B	0	0	1	0	1	0
\bar{B}_B	0	1	0	1	0	1
\bar{C}_B	1	0	1	0	1	0
\bar{D}_B	1	0	1	0	1	0

DATE: 11
PAGE NO. 1

DATE: 11
PAGE NO. 1

(17)

1	0	1	0	1	0	1	0
1	1	0	0	0	0	0	0
1	1	1	0	0	0	0	1



Step-1 State Table

P.S

N.S

Y

X

D_A

D_B

An	Bn	\oplus	B _{n+1}	\oplus	A _{n+1}	\oplus	B _{n+1}
0	0	0	1	0	0	1	0
0	1	0	0	0	1	0	0
1	0	0	1	0	0	0	0
1	1	0	0	0	0	0	1

Step-2 Excitation Table -

P.S On. Out.

D

Y

$$Y = \bar{A}_n \bar{B}_n x + A_n \bar{B}_n x$$

$$= x (A_n \odot B_n)$$

D _A	B _n	01	11	10	D _B	B _n	01	11	10
0	0	0	0	1	0	0	1	1	0
0	1	1	1	0	1	1	0	0	1
1	0	1	0	1	0	0	0	1	0
1	1	1	0	0	1	1	1	0	1

D_A

D_B

Y

x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

Step-3 Excitation table of D-Kip

P.S S/P N.S F.F.G/P Y

C/C

An Bn \oplus Anti B_{n+1} D_A D_B

Y

An	Bn	\oplus	Anti B _{n+1}	D _A	D _B	Y
0	0	0	1	0	1	0
0	1	0	0	0	1	0
1	0	0	0	0	0	0
1	1	1	0	1	0	1

An	Bn	\oplus	Anti B _{n+1}	D _A	D _B	Y
0	0	0	1	0	1	0
0	1	0	0	0	1	0
1	0	0	0	0	0	0
1	1	1	0	1	0	1

x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1


x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

x	D _A	D _B	Y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

Step-2 Excitation Table


An	Bn	J ₁	J ₂	J ₃	J ₄
0	0	0	0	X	
0	1	1	1	X	
1	0	X	1		
1	1	X	0		



Step-3 Excitation Table of J-C Rule

An Bn	x	An Bn	J ₁	J ₂	J ₃	J ₄	y
0 0	0	0 1	0	X	1	X	0
0 0	1	0 0	0	X	0	X	1
0 1	0	0 0	0	X	X	1	0
0 1	1	1 0	1	X	X	1	0
1 0	0	0 1	X	1	1	X	0
1 0	1	0 1	X	1	X	0	0
1 1	0	0 0	X	1	X	1	0
1 1	1	0 0	X	1	X	1	1

(4)



Step-1 Stake Table

P.S. $\begin{matrix} x_1 \\ x_2 \end{matrix}$

JA	JB	0 1	1 0	An	Bn
0	0	X	X	0	0
1	X	X	X	1	1

$$JA = Bn x$$

$$(A = 1)$$

Step-2 Excitation Table

On \oplus On+1 \oplus

JB	An	Bn	0 0	0 1	1 0	An	Bn
0	1	0	X	X	X	0	0
1	1	1	X	X	X	1	1

$$\bar{TB} = An + \bar{Bn}$$

$$r_0 = 1$$

(22)

DATE: 11
PAGE NO.:

11/11/2014

Page No. 111

(23)

Step-3 Excitation Table of D flip flop
P.S G/P N.S P/F/G/P

An	Bn	X	Anti	Bn+1	D _A	D _B	On	On+1	J	K
0	0	0	0	0	0	0	0	0	0	X
0	0	1	1	0	1	0	0	1	1	X
0	1	0	0	1	0	1	0	1	0	X
0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	0	0	0	1	0	1	X
1	0	1	0	1	0	1	0	1	0	1
1	1	0	1	1	1	1	0	1	1	0
1	1	1	0	0	0	0	1	1	1	0

Step-3 Excitation Table of J-C
P.S G/P N.S P/F/G/P

An	Bn	X	Anti	Bn+1	J _A	K _A	J _B	K _B
0	0	0	0	0	0	X	0	X
0	0	1	1	1	0	X	0	0
0	1	0	1	1	1	X	X	0
0	1	1	0	1	1	X	1	0
1	0	0	1	0	1	X	0	X
1	0	1	0	1	0	X	0	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1

D _A	B _n	X ₀	0	1	1	0	A _n	B _n	0	1	1	0
0	0	0	0	1	1	0	0	0	0	1	1	0
0	1	0	1	0	1	0	0	1	0	1	1	0
1	0	0	1	0	1	0	1	0	1	0	1	0
1	1	0	1	1	0	1	1	0	1	1	0	1

$$D_A = \bar{B}_n X + A_n \bar{X} \quad D_B = B_n \bar{X} + \bar{A}_n B_n$$

$$= A_n \oplus X$$

$$+ A_n \bar{B}_n X$$

J _A	A _n	B _n	0	1	1	0
0	0	0	0	X	X	X
0	1	0	1	X	X	X
1	0	1	1	X	X	X
1	1	0	1	1	1	1

J _B	A _n	B _n	0	1	1	0
0	0	0	0	X	X	X
0	1	0	1	X	X	X
1	0	1	1	X	X	X
1	1	0	1	1	1	1



$$Y = A_n B_n X$$

$$J_A = X \quad K_A = \bar{X}$$

$$J_B = \bar{X} \quad K_B = X$$



(Q3)

DATE: 11/11
PAGE NO. 111/11/11
ON DAYDate: 11/11
Page No. 1

(Q4)

A_n	B_n	X	D_1	D_2	D_3	D_4	D_5	D_6	D_7	D_8	D_9	D_{10}
Y	0											
1												

$$Y = A_n B_n X$$

A_n	B_n	X	A_{n+1}	B_{n+1}	D_A	D_B	Y
0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0
1	0	0	0	0	0	0	0
1	1	0	1	1	0	0	0

5

A_n	B_n	X	D_1	D_2	D_3	D_4	D_5	D_6	D_7	D_8	D_9	D_{10}
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0

$$DA = \bar{A}_n \bar{B}_n X \quad DB = \bar{A}_n \bar{B}_n \bar{X}$$

D-H P.F.

Step-1 State Table

$P.S.$	$N.S$	$X=0$	$X=1$	Y
$A_n\ B_n$	$A_{n+1}\ B_{n+1}$	$\bar{A}_n\ \bar{B}_n$	$\bar{A}_n\ B_{n+1}$	
0 0	0 1	0 0	0 0	0
0 1	0 0	1 0	0 0	0
1 0	0 0	0 0	0 0	0
1 1	0 0	0 0	0 0	0

Using Tick Slip Map

Step-2 Excitation of T flip flop

P.S	J _P	N _S	X	A _n B _n	J _A K _A	J _B K _B	Y
0	0	0	0	0 0	0 1	0 X	0
0	0	1	0	0 0	0 0	0 X	0
0	1	0	0	0 0	0 0	0 X	0
0	1	1	1	0 0	1 X	X 1	0
1	0	0	0	0 0	X 1	0 X	0
1	0	1	0	0 0	X 1	0 X	0
1	1	0	0	0 0	X 1	X 1	0
1	1	1	0	0 0	X 1	X 1	0

A _n	B _n	J _A	K _A	J _B	K _B	Y
0	0	1	1	0	0	0
0	1	X	X	X	X	0
1	0	X	X	X	X	0
1	1	X	X	X	X	0

$$J_A = B_{n+1}x$$

Step-3 Reduced State Table

A _n	B _n	J _A	K _A	J _B	K _B	Y
0	0	1	1	0	0	0
0	1	X	X	X	X	0
1	0	X	X	X	X	0
1	1	X	X	X	X	0

$$J_A = 1 \quad J_B = A_{n+1}\bar{x}$$

Step-4 Assign Value

$$a = 0$$

$$b = 0$$

$$c = 1$$

Using D-flip flop State Table

P.S	x=0	x=1	y
a	a	b	0
b	a	c	0
c	c	a	0
a	c	c	1

D	J _A	Q _A	A _n	J _B	Q _B	B _n
1	1	0	0	1	0	0
1	0	1	1	0	1	0

Step-4
P.S. G/P N.S. Y

An Bn	X	Anti Bn+1	Bn Da	0 _n	0 _{n+1}	T	K
0 0	0	0 0	0 0	0	0	0	X
0 0	-	0 -	0 0	1	0	1	X
0 1	0	0 0	0 0	0	1	0	X
0 1	-	1 0	1 0	0	1	0	X
1 0	0	0 0	0 0	1	0	1	X
1 0	-	1 0	1 0	0	1	X	0
1 1	0	X X	X X	X	X	1	0
1 1	-	X X	X X	X	X	1	0

$$D_A \setminus S_{Bn}^{m n} = \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 0 & X & 0 \\ 1 & 1 & 0 & X \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

$$D_B \setminus S_{Bn}^{m n} = \begin{bmatrix} 0 & 1 & 1 & 0 \\ 0 & 0 & X & X \\ 1 & 1 & X & X \\ 1 & 0 & X & X \end{bmatrix}$$

$$D_A = A_n X + B_n X$$

$$D_B = \bar{B}_n \bar{B}_n X$$

$$= X(A_n + B_n)$$

$$Y = \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 0 & X & X \\ 1 & 1 & 0 & X \\ 1 & 1 & 1 & X \end{bmatrix}$$

$$J_A$$

$$A_n \setminus S_{Bn}^{m n} = \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & X & X & X \\ 1 & X & X & X \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

$$B_n \setminus S_{Bn}^{m n} = \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 0 & X & X \\ 1 & 1 & X & X \\ 1 & 0 & X & X \end{bmatrix}$$

$$J_B = B_n X$$

$$J_B \setminus S_{Bn}^{m n} = \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 0 & X & X \\ 1 & 1 & X & X \\ 1 & 0 & X & X \end{bmatrix}$$

$$J_B = \bar{B}_n \bar{B}_n X$$

Using JK flip - PDP
Step-3 Excitation of J/K

0 _n	0 _{n+1}	J	K
0	0	0	X
0	1	0	X
1	0	1	X
1	1	1	X

Step-4

P.S. G/P N.S. Y

An Bn	X	Anti Bn+1	Bn Da	J _A	K _A	J _B	K _B
0 0	0	0 0	0 0	0	0	0	0
0 0	-	0 -	0 0	0	1	1	0
0 1	0	0 0	0 0	1	0	0	0
0 1	-	1 0	1 0	0	1	0	0
1 0	0	0 0	0 0	1	0	1	0
1 0	-	1 0	1 0	0	1	1	0
1 1	0	X X	X X	X	X	1	0
1 1	-	X X	X X	X	X	1	0

(2)

00 01 11 10

DATE: _____
PAGE NO. _____

DATE: _____
PAGE NO. _____

DATE: _____
PAGE NO. _____

(3)

$$y = An\bar{a}$$


$$B_{n+1} = T_E \bar{B}_n + \bar{T}_E B_n$$

$$= x A n \bar{B}_n + \bar{x} \bar{A} n B_n$$


$$O/P \quad y = An \bar{B}_n$$

Step-3 state table

N.S		O/P	
An	Bn	$\bar{x} = 0$	$\bar{x} = 1$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1



State diagram




Step - 1 for F.F (A) $T_A = x$
for F.F (B) $T_B = x A n$

三

DATE: L1
PAGE NO. 1

LITERATUR

DATE: / /
PAGE NO.



Skrp-1 E&G+

$$\text{for } f \in \mathbb{A} \quad D_A = \alpha A + \beta n$$

DB - Ambn

Sept 2 Next slate

Cont'd

\equiv $2\pi f_0 t_B$

$$B_{n+1} = \frac{D_B}{\overline{F}_n B_n}$$

$$y = x^m + \bar{x}^{\bar{m}}$$

Step-3	Slack	Table	y
A_n	B_n	$N.S$	$x=0$
A_m	B_m	$x=1$	$x=0$
A_{m+1}	B_{m+1}	A_m	B_{m+1}

$$\frac{x=0}{x=1} \quad \frac{x=0}{x=1}$$

0 0 0 6 1 0

— 1 —

4.9 MEALY MODEL SEQUENTIAL CIRCUIT

Fig. 4.22 shows the clocked synchronous sequential Mealy machine. The output of mealy machine is the function of present inputs and present state (Flip flop outputs). If X is input, Q_n is the present state and the next state is Q_{n+1} , the output of Mealy function (Z) is given below.

$$Z = f(X, Q_n)$$




Fig. 4.22 Block diagram of sequential Mealy machine.

The output of memory element is connected to the input of output decoder and next state decoder circuit. The output of memory element is considered as present state.

4.10 MOORE MODE SEQUENTIAL CIRCUIT

Fig. 4.23 shows the block diagram of a Moore machine. The output of Moore machine depends only on the present state. So the output of Moore machine is a function of its present state (Q_n). If the input

is X , the next state is $Q_{(n+1)}$ and the present state is Q_n , the output of Moore machine is represented mathematically as

$$Z = f(Q_n)$$




Fig. 4.23 Block diagram of sequential Moore machine.

The difference between the Moore machine and Mealy machine are tabulated as follows

S.No.	Moore machine	Mealy machine
1.	The output of this machine is the function of the present state only.	Its output is function of present input as well as present state
2.	Input changes do not affect the output of the circuit	Input changes may affect the output of the circuit
3.	It requires more number of states for implementing same function	It requires less number of states for implementing same function

4.11 ANALYSIS AND SYNTHESIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS

The behaviour of sequential circuit can be determined from the inputs, the output and state of its flip-flops. The outputs and next state are both a function of its inputs and the present state. The analysis of a sequential circuit consists of obtaining a state table or state diagram for the time sequence of input outputs and internal states. The success of analysis or design of sequential circuit depends on the analysis and systematic techniques such as state table, state diagram and state equations used in these process

The analysis of the clocked sequential circuits can be done by following the procedure as shown **Step 1 : Type of circuit** Fig. 4.24. The reverse process of analysis is known as synthesis of clocked sequential logic circuit.

For the analysis of sequential circuit, we start with the logic diagram. The excitation equation (flip flop outputs) of flip flops, so the given sequential logic circuit is Mealy sequential machine. The output equation, we insert the excitation equations into the characteristic equations. The output equations, The excitation equations or Boolean expressions of flip flops A and B are obtained. The equations will be derived from the schematic. We can generate the state table using output and next state equations which have output A and B . Therefore the excitation equation (equation formed for flip flop input)




Fig. 4.24 Analysis and synthesis procedure of sequential circuits.

4.11.1 Analysis of Example Sequential Logic Circuit

Figure 4.25 shows a clocked sequential circuit. It has one input variable X , output variable Y and two clocked JK flip flops. The flip flops are labelled as A and B and their outputs are labelled as A and \bar{A} , B and \bar{B} respectively.




Fig. 4.25 An example of sequential circuit.

For flip flop - A

$$J_A = \bar{B}$$

$$K_A = \bar{x}B$$

$$I_A = \bar{A}$$

For flip flop - B

$$J_B = \bar{A}$$

$$K_B = \bar{x}A$$

Step 3 : Next state equations

The state equations can be derived directly from the logic diagram. Looking at Fig. 4.25, we can see the signal for J input of the flip flop A is generated by the function $\bar{B}x$, and the signal for input K by the signal for J input of the flip flop B is $\bar{B}\bar{x}$. Substituting $J = \bar{B}x$ and $K = \bar{B}\bar{x}$ into a JK flip flop characteristic equation given by function B_{n+1} . Substituting $J = \bar{B}x$ and $K = \bar{B}\bar{x}$ into a JK flip flop characteristic equation given by function B_{n+1} .

$$Q_{n+1} = \bar{J}Q_n + \bar{K}Q_n$$

State equation for flip flop A

$$A_{n+1} = (\bar{B}x)Q_n + (\bar{B}\bar{x})\bar{Q}_n \quad \text{where } Q_n = A$$

$$\begin{aligned} &= \bar{B}\bar{x}\bar{A} + \bar{B}\bar{x}\bar{A} \\ &= \bar{A}\bar{B}x + A(\bar{B}\bar{x}) \end{aligned}$$

$$= \bar{A}\bar{B}x + A(\bar{B} + x)$$

$$= \bar{A}\bar{B}x + A\bar{B} + Ax$$

$$= A\bar{B} + x(A + \bar{A}\bar{B})$$

$$= A\bar{B} + x(A + \bar{B})$$

$$A_{n+1} = A\bar{B} + Ax + \bar{B}x$$

$$= A\bar{B} + Ax + \bar{B}x$$

$$= A\bar{B} + x(A + \bar{B})$$

$$A_{n+1} = A\bar{B} + Ax + \bar{B}x$$

State equation for flip flop B

Similarly, we can find the state equation for flip flop B, $J = \bar{A}\bar{x}$ and $K = \bar{A}x$. Therefore the state equation of flip flop B is given as

$$B_{n+1} = A\bar{B} + (\bar{A}x)B$$

$$= A\bar{B} + (A + \bar{x})B$$

$$= A\bar{B} + AB + B\bar{x}$$

$$= A\bar{B} + AB + AB$$

$$= \bar{x}(A\bar{B} + B) + AB$$

$$= \bar{x}(A + B) + AB$$

$$B_{n+1} = A\bar{x} + B\bar{x} + AB$$

Output equation

The given sequential circuit has output y. The output equation can be found from the Fig. 4.25, which is derived using three input AND gate

$$y = A\bar{B}x$$

Step 4 : State table

Table 4.20 shows the state table for the given sequential logic circuit. It represents the relationship between input, output and flipflop states. It consists of three columns : present state, next state and output.

Present state : It specifies the state of the flip flop before occurrence of a clock pulse.

Next state : It is the state of flip flop after the application of a clock pulse.

Output : This section gives the value of the output variables during the present state. Both next state and output section have two columns representing two possible input conditions $x = 0$ and $x = 1$.

Table 4.20

Present state	Next state		Output
	AB	AB	
00	00	10	x = 0
01	01	00	x = 0
10	11	10	0
11	01	11	0

We can derive the state table as follows

(i) If present state $AB = 00$, $x = 0$

When a present state is 00 i.e. $A = 0$ and $B = 0$ and input $x = 0$, the next state is obtained by using next state equation

Next state for flip flop A

$$A_{n+1} = A\bar{B} + Ax + \bar{B}x$$

$$= 01 + 0.0 + 1.0$$

$$= 0$$

Next state for flip flop B

$$B_{n+1} = A\bar{B} + B\bar{x} + AB$$

$$= 01 + 0.1 + 0.0$$

$$= 0$$

Next state for this case $AB = 00$ (ii) If present state $AB = 00$, $x = 1$

Next state for flip flop A

$$A_{n+1} = A\bar{B} + Ax + \bar{B}x$$

$$= 0.1 + 0.1 + 1.1$$

$$= 1$$

Next state for flip flop B

$$B_{n+1} = A\bar{x} + B\bar{x} + AB$$

$$= 0.0 + 0.0 + 0.0$$

$$= 0$$

Next state for this case $AB = 10$

Similarly, we can obtain the next state for all this different case as shown in table.

(iii) Determine the entries in the output section. For this, we have to examine AND gate for all possible present states and input.

- (a) If a present state $AB = 00, x = 0$

$$\begin{aligned} \text{Output } y &= A\bar{B}x \\ &= 0 \cdot 1 \cdot 0 \\ &= 0 \end{aligned}$$

- (b) If a present state $AB = 00, x = 1$

$$\begin{aligned} \text{Output } y &= A\bar{B}x \\ &= 0 \cdot 1 \cdot 1 \\ &= 1 \end{aligned}$$

Thus, the state table of any sequential circuit can be obtained by the same procedure used in the above example. This example contains 2 flip flops and one input, and one output, producing four rows, two columns in the next state and output sections. In general, a sequential circuit with m flip-flops and n -input variables produces 2^m rows and one for each state and 2^n columns, one for each input combination in the next state and output sections of the state table.

Step 5 State diagram

State diagram is a graphical representation of a state table. Fig. 4.26 shows the state diagram for sequential circuit. Here each state is represented by a circle, and transition between states is indicated by directed lines connecting the circles. The binary number inside each circle identifies the state represented by the circle. The directed lines are labelled with two binary numbers separated by a symbol 'slash'. The input value that causes the state transition is labelled first and output value is next.

Step 3

We know that characteristic equation of JK flip flop

$$\begin{aligned} J_A &= x + B \\ K_A &= A \end{aligned}$$

$$\begin{aligned} J_B &= \bar{A} + x \\ K_B &= B \end{aligned}$$

Step 2 : Excitation equation

For flip flop A

For flip flop B




Fig. 4.26 State diagram.

Example 4.8 Derive the state table and state diagram for the sequential circuit shown in Fig. Ex. 4.8(a).

Solution.

The output y of given sequential circuit (Fig. Ex. 4.8) depends on present input and also present state (flip flop output) of flip flops, so the given sequential logic circuit is Mealy sequential machine.

Output equation

$$B_{n+1} = (\bar{A} + x)\bar{Q}_n + \bar{B}Q_n$$

$$= (\bar{A} + x)\bar{B} + \bar{B}B$$

State equation for flip flop B

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

State equation for flip flop A

$$A_{n+1} = (x + B)\bar{Q}_n + \bar{A}Q_n \quad (\text{where } Q_n = B \text{ for flip flop A})$$

$$= (x + B)\bar{A} + \bar{A}A$$

$$= \bar{A}x + \bar{A}B + 0$$

State equation for flip flop B

$$B_{n+1} = (\bar{A} + x)\bar{Q}_n + \bar{B}Q_n \quad (\text{where } Q_n = B \text{ for flip flop B})$$

$$= (\bar{A} + x)\bar{B} + \bar{B}B$$




Fig. Ex. 4.8(a)

$$A_{n+1} = D_A$$


$$B_{n+1} = D_B$$

$$D_A = AB + \bar{x}$$

Step 4 : State table		
Present state	Next state	Output
AB	x = 0	y
AB	AB	x = 0
AB	AB	x = 1
00	01	0
01	11	0
10	10	1
11	00	0

Present state	Next state	Output
AB	x = 0	y
AB	AB	x = 0
AB	AB	x = 1
00	01	0
01	11	0
10	10	1
11	00	0

Step 5 : State diagram



Note : where x indicates either 0 or 1

Fig. Ex. 4.8(b) State diagram of Fig. Ex. 4.8(a)

Example 4.9 Derive the state table and state diagram for the sequential circuit shown in Fig. Ex.4.9

Solution.

The output of a given circuit (See Fig. Ex. 4.9) depends on present input and also on present state so the given sequential logic circuit is mealy machines

Step 1 : Type of circuit
Step 2 : Excitation Equation

$$\begin{aligned} \text{For flip flop } A & \quad D_A = Ax + Bx \\ \text{For Flip flop } B & \quad D_B = \bar{A}x \\ \text{For output } y & \quad y = AB + \bar{x} \end{aligned}$$

Step 3 :

We know that characteristic equation of D flip flop (next state depends on input D)

Step 4 : State table

The state table contains four rows and three columns, the next state and output has two sub columns.





Fig. Ex. 4.9

Present state	Next state		Output	
	x = 0	x = 1	x = 0	x = 1
AB	AB	AB	x = 0	x = 1
AB	AB	AB	x = 0	x = 1
00	00	01	0	0
01	00	11	1	0
10	00	10	1	0
11	00	10	1	0

Present state	Next state		Output	
	x = 0	x = 1	x = 0	x = 1
AB	AB	AB	x = 0	x = 1
AB	AB	AB	x = 0	x = 1
00	00	01	0	0
01	00	11	1	0
10	00	10	1	0
11	00	10	1	0

Step 5 : State Diagram


Example 4.10 Derive the state table and state diagram for sequential circuit shown in Fig. Ex. 4.10.

Step 4 : State table

Present state	Next state	Output
AB	AB	
00	01	00
01	11	10
10	11	1
11	00	11


State diagram


Fig. Ex. 4.10

Solution.

Step 1 : Type of circuit

The output of the sequential circuit depends on present state only, so the given logic circuit is the Moore type circuit.

Step 2 : Excitation equations

For Flip flop A

$$J_A = B$$

$$K_A = B\bar{X}$$

For Flip flop B

$$J_B = \bar{X}$$

$$K_B = A \oplus X$$

For output y

$$y = A \oplus B$$

Step 3

We know that characteristics equation of JK flip flop

$$A_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

($\because Q_n = A$)

$$A_{n+1} = B\bar{A} + (\bar{B}\bar{X})A$$


$= B\bar{A} + A(\bar{B} + X)$

$$A_{n+1} = (A \oplus B) + X$$

$$\text{State equation for flip flop } B : B_{n+1} = \bar{X}\bar{B} + (A \oplus X)B$$

($\because Q_n = B$)

$$B_{n+1} = \bar{X}\bar{B} + AxB + A\bar{x}B$$



Note : The state diagram for Moore machine is different from Mealy machine. Here each circle is coded with state binary number/output.

4.12 STATIC REDUCTION

Any logic design process must consider the problem of minimizing the cost of the final circuit. One way to reduce the cost is by reducing the number of states. The state reduction technique basically avoids the number of flip flops and logic gates required, thus reducing the cost of the final circuit. Two states are said to be redundant or equivalent, if every possible set of inputs generate exactly the same outputs and the same next states. When two states are equivalent, one of them can be removed without altering input-output relationship. Let us consider the state diagram, as shown in FIG. 4.27. The states are denoted by letter symbols instead of their binary values because procedure contains two steps.




Fig. 4.27 Example state diagram.

Step 1 : Finding the state table for the given state diagram. First the given state diagram is converted into a state table. Fig. 4.27 shows the example of state diagram.

Present state	New state	Output
	$x = 0$	$x = 1$
a	a	0
b	b	0
c	c	0
d	d	0
e	e	0

Both are equivalent states because of state c and e having same next state and same output

Synchronous Sequential Logic

Step 2 : Finding equivalent states. Step 2 presents states b to the same next state and have the same output for both the input combinations. We can easily find this from the state table, states c and e are equivalent. Thus, state c can be removed and replaced by e . The final reduced table and state diagram are given in the table 4.21 and FIG. 4.28. The second row have a state for the input $x = 1$, it is replaced by e because the states c and e are equivalent.

Table 4.21 Reduced state table

Present state	New state	Output
	$x = 0$	$x = 1$
a	a	0
b	b	0
c	c	0
d	d	0
e	e	0




Fig. 4.28 Reduced state diagram.

Example 4.11 Obtain the reduced state table and reduced state diagram for a sequential circuit whose state diagram is shown in FIG. 4.11(a).





Fig. 4.11(a)

Solution. The given diagram has seven states, one input and one output. As per the step 1, the given state diagram is converted to state table.

State table

Present state	Next state	Output
x = 0	x = 1	x = 0
a	a	0
b	c	0
c	a	0
d	d	0
e	e	1
f	g	0
g	a	1




From the above state table, it is clear that states e and g are equivalent. So the state g is replaced by state e . The reduced state table is shown in Ex. 4.11(b).

Reduced state Table

Table Ex. 4.11(b)

Present state	Next state	Output
x = 0	x = 1	x = 0
a	b	0
b	c	0
c	d	0
d	e	0

Table Ex. 4.11(b)



Both are equivalent states because of state e and g having same next state and same output.

From the above reduced table, states d and f are equivalent; hence ' f ' can be replaced by d and can be removed. Then finally reduced state table is shown in Table Ex. 4.11(c)

Final reduced table

Table Ex. 4.11(c)

Present state	Next state	Output
x = 0	x = 1	x = 0
a	b	0
b	c	0
c	d	0
d	a	0
e	d	1

Fig. Ex. 4.11(b) State diagram

The state diagram of the reduced state table is shown in Fig. Ex. 4.11(b).

Synchronous Sequential Logic**4.13 STATE ASSIGNMENT**

In sequential circuits we know that the behaviour of the circuit is defined in terms of its inputs, present state, next state and outputs. To generate the desired next state at particular present state and inputs, it is necessary to have specific flip flop inputs. These flip flop inputs are described by a set of Boolean functions called flip flop input functions. To determine the flip flop input functions, it is necessary to represent states in the state diagram using binary values instead of alphabets. This procedure is known as state assignment. The following rules are used in state assignment.

Rule 1. States having the same next states for a given input condition should have assignments which can be grouped into logically adjacent cells in a K-map.




Fig. 4.29 State assignment rule 1 state diagram.

Fig. 4.30 State assignment rule 2 state diagram.

Rule 2. States having different next states should have assignment which can be grouped into logically adjacent cells in K-map

Example 4.12 Design a sequential circuit using D flip flop for a state diagram given below. Use state assignment rules for assigning states and compare the required combinational circuit with random state assignment.



Fig. Ex. 4.12(a)

Solution. The states are a , b , c , d and e . Each state is randomly assigned.
 $a = 000$, $b = 001$, $c = 010$, $d = 011$, $e = 100$. The remaining combinations are considered as don't care conditions.

Excitation table

Present state	Input	Next State	Output				
A	B	C	X	A_{n+1}	B_{n+1}	C_{n+1}	Z
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	0
0	1	1	1	1	0	0	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	0	0	0	1
1	1	1	1	X	X	X	X

K-map simplification

The D flip flop input is equal to next state and the flip flop expression is obtained directly.

Expression for flip flop input D_A

AB	Cx	00	01	11	10
00	0	1	3	2	10
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	10
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

$$D_A = \bar{B} \bar{C} x + \bar{B} C \bar{x}$$

AB	Cx	00	01	11	10
00	0	1	3	2	10
01	4	5	7	6	1
12	X	13	X	14	X
10	8	9	11	X	X

$$D_B = \bar{A} \bar{C} x + \bar{B} C \bar{x}$$

Synchronous Sequential Logic

Expression for flip flop input D_C

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X	13	X	15	X
10	8	9	11	X	X

AB	Cx	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	1
12	X				

Under the state assignment rules, we require

4 three input AND gates

1 two input AND gate

2 two input OR gates

A total of 7 gates with 18 inputs and 3 flip flops are required to construct the sequential logic circuit based on the state assignment rules.

K-Map simplification

Expression for flip flop input D_A

		Cx 00	01	11	10
AB	Cx	0	1	3	2
	00	1	1	1	1
AB	01	4	5	7	6
	01	X	X	1	1
AB	10	12	13	15	14
	10	X	X	1	1
AB	11	11	10	8	9
	11	X	X	X	X

$$D_B = \bar{A}\bar{B}x + \bar{A}\bar{B}\bar{x}$$

$D_A = \bar{A}C$

Expression for flip flop input D_C

		Cx 00	01	11	10
AB	Cx	0	1	3	2
	00	1	1	1	1
AB	01	4	5	7	6
	01	X	X	1	1
AB	10	12	13	15	14
	10	X	X	X	X
AB	11	11	10	8	9
	11	X	X	X	X

$$D_C = \bar{A}B$$

Expression for Output Z

		Cx 00	01	11	10
AB	Cx	0	1	3	2
	00	1	1	1	1
AB	01	4	5	7	6
	01	X	X	1	1
AB	10	12	13	15	14
	10	X	X	X	X
AB	11	11	10	8	9
	11	X	X	X	X

$$Z = AB\bar{x} + A\bar{B}x$$

4.15 SYNTHESIS OF CLOCKED SEQUENTIAL LOGIC CIRCUITS

Synthesis means that, it is reverse process of analysing a sequential logic circuit. In this synthesis, we get a logic circuit from the information of state diagram, word description etc. The detailed steps are given in the example. Now we will see the detailed description of each step.

A state diagram is obtained from the word description, timing diagram or other pertinent information. From this state diagram, we can form a state table.

The reduction of number of states and binary value assignment to each state gives the reduction in combinational circuit requirement. The number of flip flops required to design any sequential logic circuit depends on the number of states. The type of flip-flops used depends on the application of the designing circuit.

- Use D flip flop for applications such as transfer of data
- Use T flip flop in the application involving complementation (toggling).
- Use JK flip flop for general applications.

The external output information is specified in the output sections of the state table. From it, we can derive the circuit output functions. By using excitation table, we can obtain the flip flop input equation.

$$D_C = \bar{A}$$

$$Z = AB\bar{x} + A\bar{B}x$$

Table Ex. 4.13(b) Excitation table for D-flip flop

Present state	Next state	Flip flop input
Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1




Fig. Ex. 4.13(a)

Solution. The given state diagram consists of four states. It has one input (x) and one output y . The state table for the given state diagram is shown in Table Ex. 4.13(a). It is clear that there are no equivalent states. Therefore, there is no reduction in the state diagram. As the state diagram contains 4-state, it requires 2 flip-flop which are named as A and B .

Table Ex. 4.13(a)

Present state	Next state	Output
$x = 0$	$x = 1$	$x = 0$
AB	AB	y
00	00	0
01	11	0
10	10	0
11	00	1

(i) Design using D-flip flop

For the design of circuit using D flip flop (or any flip flop), we need the excitation table. Table Ex. 4.13(b) shows the excitation table of D flip flop from which we can develop excitation table for the required circuit as shown in table Ex. 4.13(c).

Present state	Input			Next state	Flip flop input		Output
A	B	x	A	B	D_A	D_B	y
0	0	0	0	0	0	0	0
0	0	1	1	1	0	1	1
0	1	0	1	1	1	1	0
0	1	1	0	0	0	0	0
1	0	0	1	0	1	0	1
1	0	1	0	1	0	1	0
1	1	0	0	0	0	0	1
1	1	1	0	1	0	1	0

Table Ex. 4.13(c) Excitation table

A	Bx	00	01	11	10
0	0	1 [1]	3 [1]	2 [1]	4 [1]
1	4 [1]	5 [1]	7 [1]	6 [1]	

The flip flop input function and the circuit output functions are obtained by using K-map simplification.

Input equation (or) function for flip flop A (D_A)

$$D_A = \overline{ABx} + \overline{Bx} + AB\bar{x} + A\bar{Bx}$$

$$= \overline{A}(\overline{Bx} + B\bar{x}) + A(\overline{B}\bar{x} + Bx)$$

Let us consider $z = \overline{Bx} + B\bar{x}$, then $\overline{B}\bar{x} + Bx = \bar{z}$. Simplify the above equation

$$D_A = \overline{A}z + A\bar{z}$$

$$= A \oplus z$$

Substitute $z = \bar{B}x + B\bar{x} = B \oplus x$ in the above equation

$$D_A = A \oplus B \oplus x$$

Output function y

$$\text{Input equation for flip flop } B (D_B)$$

A	Bx	00	01	11	10
0		0	1	3	2
4		5	7	6	1
1					

A	Bx	00	01	11	10
0		1	1	3	2
4		5	7	6	1
1					

$$D_B = \bar{A}\bar{B}x + A\bar{B}\bar{x}$$


The input equation for flip flop and output equation are summarized as follows

$$D_A = A \oplus B \oplus x$$

$$D_B = \bar{A}\bar{B}x + A\bar{B}$$

$$y = Ax + \bar{A}\bar{B}x$$

A sequential circuit using D flip-flop is obtained by using above equations as shown in Fig. Ex. 4.13(a).



The flip flop input functions and the circuit functions are obtained by using k-map simplification.

Input function for flip flop A

For J_A

A	Bx	00	01	11	10
0		1	1	2	1
4	x	5	7	6	x
1					

For K_A

A	Bx	00	01	11	10
0	x	1	x	3	x
4		5	7	6	1
1					

Fig. Ex. 4.13(b) Sequential logic diagram using D flip-flop.

$$J_A = \bar{B}x + B\bar{x}$$

$$J_A = B \oplus x$$

$$K_A = \bar{B}x + B\bar{x}$$

$$K_A = B \oplus x$$

Synchronous Sequential Logic

(ii) Design using JK flip flop

Excitation table for JK flip flop

Present state	Input	Next state	Flip flop inputs	Output					
A	B	x	A	B	J_A	K_A	J_B	K_B	y
0	0	0	0	0	0	x	0	x	0
0	0	1	1	0	1	x	0	x	1
0	1	0	1	1	1	x	x	x	0
0	1	1	0	0	0	x	x	1	0
1	0	0	1	0	x	0	0	x	1
1	0	1	0	1	x	1	1	x	0
1	1	0	0	0	x	1	x	1	1
1	1	1	1	0	x	0	x	1	0

Excitation table is developed for the required sequential logic circuit

Input function for flip flop B

For J_B

		Bx	00	01	11	10
		A	0	1	3	X
		Bx	4	5	7	X
0						
1						

$$J_B = Ax$$

For K_B

		Bx	00	01	11	10
		A	0	1	3	4
		Bx	4	5	7	6
0						
1						

$$K_B = A + x$$

For output function y

		Bx	00	01	11	10
		A	0	1	3	2
		Bx	4	5	7	6
0						
1						

$$y = A\bar{x} + \bar{A}\bar{B}x$$

The input functions and output function for flip flops are summarized as follows.

$$J_A = B \oplus x$$

$$K_A = B \oplus x$$

$$J_B = Ax$$

$$K_B = A + x$$

$$y = A\bar{x} + \bar{A}\bar{B}x$$

Fig. Ex. 4.13(c) shows the logic diagram of a sequential logic circuit




Fig. Ex. 4.13(c) Logic diagram using JK flip flop.

4.16 SEQUENCE GENERATOR

A sequential circuit which generates a prescribed sequence of bits, synchronous with the clock referred to as a sequence generator. We can construct sequence generators by two ways

1. Sequence generators using counters
2. Sequence generators using shift registers