



AKTU



Digital System Design

**B.Tech. 3rd Sem
EC & Allied**

Exam/Result Oriented Content

- ✓ Recorded Video Lectures
- ✓ Pdf Notes
- ✓ PYQs



UNIT 2 : Combinational circuits


Today's Target

- Combinational circuits: steps for designing ✓
- Half Adder ✓
- Full Adder ✓
- DPP ✓
- University Questions ✓

Combinational circuits: steps for designing

- Study required conditions ✓
- Prepare Truth Table ✓
- Identify Minterms and place in K-map
- Generate a reduced boolean expression.
- Realize using basic gates/ NAND gates (as required)

Example: Realize a circuit with four inputs (A,B,C,D) that provide output as logic 1 for all combination of inputs which are multiples of 3




$$Y = \sum m(3, 6, 9, 12, 15)$$

	AB	CD	00	01	11	10
CD \ AB	00	00	0	4	12	8
00	01	11	1	5	13	9
01	11	10	1	3	7	15
11	10	10	2	6	14	10

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$\begin{aligned}
 Y &= \overline{A} \overline{B} C D + \overline{A} B C \overline{D} + A \overline{B} \overline{C} D \\
 &\quad + A B \overline{C} \overline{D} + A B C D \\
 &= \overline{B} D (\overline{A} C + A \overline{C}) + B \overline{D} (\overline{A} C + A \overline{C}) + A B C D \\
 &= \overline{B} D (A \oplus C) + B \overline{D} (A \oplus C) + A B C D \\
 &= (A \oplus C)(\overline{B} D + B \overline{D}) + A B C D \\
 &= (A \oplus C)(B \oplus D) + A B C D
 \end{aligned}$$



Binary Adder

- Binary Adders are arithmetic circuits in the form of half-adders and full-adders used to add together two binary digits.
- The addition of these two digits produces an output called the **SUM** of the addition and a second output called the **CARRY or Carry-out**, (C_{OUT}) bit according to the rules for binary addition.
- One of the main uses for the *Binary Adder* is in arithmetic and counting circuits.


Binary Addition of Two Bits:

$$\begin{array}{r} 0 + 0 = 0 \\ \text{A} \quad \text{B} \\ \text{HA} \quad \text{S} \\ \text{Gout} \end{array}$$


$$\begin{array}{r} 0 + 1 = 1 \\ \text{A} \quad \text{B} \\ \text{FA} \quad \text{S} \\ \text{Cin} \quad \text{Gout} \end{array}$$

$$\begin{array}{r} 1 + 0 = 1 \\ \text{A} \quad \text{B} \\ \text{FA} \quad \text{S} \\ \text{Cin} \quad \text{Gout} \end{array}$$

$$1 + 1 = 0 \quad (\text{carry} = 1)$$



Binary Adder Block Diagram



Gateway Classes : 1455961284



Half Adder Truth Table with Carry-Out

A	B	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \sum_m (1, 2)$$






$$Cout = \sum_m (3)$$

K-map for 'sum' and 'carry' & implementation using basic gates



$$S = A\bar{B} + \bar{A}B \quad \checkmark$$

$$= A \oplus B \quad \times$$



Disadvantage of the *Half Adder* circuit

- when used as a binary adder, is that there is no provision for a “Carry-in” from the previous circuit
- multiple bits of data cannot be added.

$$\begin{array}{r} A \\ + \underline{B} \\ \hline \end{array}$$

A Full Adder Circuit

- a full adder has three inputs.
- 2 bits are single bit data inputs A and B
- plus an additional Carry-in (C-in) input to receive the carry from a previous stage.




Full Adder Truth Table with Carry-Out

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-map for 'sum' and 'carry' & implementation using basic gates

$$S = \sum m(1, 2, 4, 7)$$


$$C_{out} = \sum m(3, 5, 6, 7)$$




$$\begin{aligned} S &= \overline{\bar{A}\bar{B}}C + \overline{\bar{A}B\bar{C}} + \overline{A\bar{B}\bar{C}} + ABC \\ &= \overline{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + B\bar{C}) \\ &= \overline{A}(B \oplus C) + A(\overline{B \oplus C}) \end{aligned}$$

$$B \oplus C = X \quad \text{So} \quad \overline{B \oplus C} = \bar{X}$$

$$S = \overline{A}X + A\bar{X} = A \oplus X = A \oplus B \oplus C$$



$$C_{out} = BC_{in} + AB + AC_{in}$$



- a) Design Half Adder circuit using NAND gates only.
- b) Design Full Adder circuit using NAND gates only.

Gateway Classes : 7455961284

UNIVERSITY QUESTIONS

YEAR	QUESTION	MARKS
21-22	Design a full adder by constructing the truth table and simplify the output equations.	10 marks
20-21	Construct full adder using logic gates.	2 marks


Gateway Classes : A559G28X

UNIT 2 : Combinational circuits

Today's Target

- A 4-bit Ripple Carry Adder ✓
- Binary Subtractor ✓
- Difference between Serial Adder and Parallel Adder ✓
- Carry Look Ahead Adder ✓
- DPP ✓
- University Questions ✓

A 4-bit Ripple Carry Adder



Binary Subtractor

- produces an output which is the subtraction of two binary numbers.
- The binary subtractor produces a DIFFERENCE, D
- use a BORROW bit, B from the previous column.
- Binary subtraction Rules:
 - $0 - 0 = 0$ ✓
 - $1 - 0 = 1$ ✓
 - $1 - 1 = 0$
 - $0 - 1 = 1$, borrow = 1

$$\begin{array}{r} 0110 \\ - 110 \\ \hline \text{Bout} \quad OD \end{array}$$



$$\begin{array}{r} 10 \\ - 1 \\ \hline \end{array}$$

$$\begin{array}{r} 4512 \\ 37 \\ \hline \end{array}$$

B_{in}

A Half Subtractor Circuit


- A half subtractor is a logical circuit that performs a subtraction operation on two binary digits.
- The half subtractor produces a sum and a borrow bit for the next stage.



A Full Binary Subtractor Circuit

- a full subtractor has three inputs.
- The two single bit data inputs X (minuend) and Y (subtrahend)
- an additional *Borrow-in* (B-in) input to receive the borrow generated from a previous stage.

A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



$$D = \sum m(1, 2, 4, 7)$$

$$\text{Bout} = \sum m(1, 2, 3, 7)$$

$$\begin{aligned} \text{for } D &= \overline{A}\overline{B}B_{\text{in}} + \overline{A}B\overline{B}_{\text{in}} + A\overline{B}\overline{B}_{\text{in}} \\ &\quad + ABB_{\text{in}} \\ &= \overline{A}(B_{\text{in}} + B\overline{B}_{\text{in}}) + A(\overline{B}\overline{B}_{\text{in}} + BB_{\text{in}}) \\ &= \overline{A}(B \oplus B_{\text{in}}) + A(B \oplus B_{\text{in}}) \end{aligned}$$

If $B \oplus B_{\text{in}} = X$

$$D = \overline{A}X + A\overline{X}$$

$$= A \oplus X$$

$$D = A \oplus B \oplus B_{\text{in}}$$

K-Map for Bout





$$\text{Bout} = \overline{A}B_{\text{in}} + \overline{A}B + BB_{\text{in}}$$


Using Logic Gates

$$D = A \oplus B \oplus B_{\text{in}}$$

$$B_{\text{out}} = \bar{A}B + \bar{A}B_{\text{in}} + BB_{\text{in}}$$




Gateway Classes:



An n-bit Binary Subtractor

- It uses an n-bit adder and n number of inverters (NOT Gates)
- the process of subtraction becomes an addition as we can use two's complement notation on all the bits in the subtrahend and setting the carry input of the least significant bit to a logic “1” (HIGH).



1455967

$$\begin{array}{r}
 1011 \\
 - 0101 \\
 \hline
 1010
 \end{array}$$

I : 1011
 2's of I + 1011
 \hline
 0110

1's + 1 = 2's

$$\begin{array}{r}
 0101 \\
 + 1010 \\
 \hline
 1011
 \end{array}$$

Difference between Serial Adder and Parallel Adder:



SERIAL ADDER

It is used to add two binary numbers in serial form.

A serial adder uses shift registers.

It requires single full adder.

$$\begin{array}{r} 1000 \\ + 0101 \\ \hline \end{array}$$

Carry flip-flop is used in serial adder.

Serial adder is a sequential circuit.

In serial adder, propagation delay is less.

Number of required full adder is fixed i.e. one.

PARALLEL ADDER

It is used to add two binary numbers in parallel form.

A parallel adder uses registers with parallel loads.

$$\begin{array}{r} 1011 \\ 0101 \\ \hline \end{array}$$

It requires multiple full adders

Ripple carry adder is used in parallel adder.

Parallel adder is a combinational circuit.

In parallel adder, propagation delay is present from input carry to output carry.

Number of required full adder is equal to the number of bits in the binary number.


Difference between “Ripple Carry Adder” and Carry Look-ahead Generator

- In a ripple carry adder, the carry signal has to travel through each adder module to get to the end, causing long propagation delays.
- In a carry look-ahead adder, the carry logic is handled separately with shorter delays.
- A carry look-ahead adder reduces the propagation delay by introducing more complex hardware.

Gateway Classes : 1455961234

Carry Look Ahead Adder

- Carry Look Ahead Adder is an improved version of the ripple carry adder.
- It generates the carry-in of each full adder simultaneously without causing any delay.
- The time complexity of carry look ahead adder = $\Theta(\log n)$.




Implement using NAND gates only:

- a) Half Subtractor ✓
- b) Full Subtractor ✓

UNIVERSITY QUESTIONS

YEAR	QUESTION	MARKS
22-23	Draw a full adder using two half adders	2 marks
21-22	What is the role of subtractor in digital electronics?	2 marks
21-22	Construct half subtractor using NAND gates.	2 marks
21-22	Explain the concept of serial adder with accumulators.	10 marks
20-21	What is difference between “Ripple Carry Adder” and Carry Look-ahead Generator?	2 marks
19-20	Construct half subtractor using logic gates.	2 marks
19-20	Design a 4-bit parallel binary Adder/Subtractor circuit.	10 marks



Gateway Classes . 1455961284

UNIT 2 : Combinational circuits

Today's Target

- Magnitude Comparator
- 1 Bit, 2 Bit, 3 Bit, 4 Bit Comparator
- DPP
- University Questions


- A **digital comparator** or magnitude **comparator** is a hardware **electronic** device that takes two numbers as input in binary form and determines whether one number is greater than, less than or equal to the other number.
- Comparators are used in central processing units (CPUs) and microcontrollers (MCUs).
- One bit Comparator:

A	B	$A=B$	$A>B$	$A<B$
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

$$\begin{array}{l}
 A = 0 \quad 1 \quad 0 \\
 B = 1 \quad 0 \quad 0 \quad 1 \\
 \hline
 A < B \quad A > B \quad A = B \quad A = B
 \end{array}$$

$A < B : y_1 = \bar{A}B \leftarrow$
 $A > B : y_2 = A\bar{B} \leftarrow$
 $A = B : y_3 = \bar{A}\bar{B} + AB \\ = A \odot B$



$$\begin{aligned}
 y_3 &= \overline{y_1 + y_2} \\
 &= \overline{\bar{A}B + A\bar{B}} \\
 &= \overline{\bar{A}B} \cdot \overline{A\bar{B}} \\
 &\stackrel{z}{=} (\bar{A} + \bar{B})(\bar{A} + B) \\
 &= (A + \bar{B})(\bar{A} + B) \\
 &= A(\bar{A} + B) + \bar{B}(\bar{A} + B) \\
 &= A\bar{A} + AB + \bar{A}\bar{B} + B\bar{B} \\
 &= AB + \bar{A}\bar{B}
 \end{aligned}$$



Gateway Classes : 7455961284


2 BIT Digital Comparator

- Consider two 2-bit binary numbers A and B as; $A_1 A_0$ & $B_1 B_0$
- $A = B$ if; $A_1 = B_1$ AND $A_0 = B_0$
- $A > B$ if; $A_1 > B_1$ OR $(A_1 = B_1 \text{ AND } A_0 > B_0)$
- $A < B$ if; $A_1 < B_1$ OR $(A_1 = B_1 \text{ AND } A_0 < B_0)$



3 BIT Digital Comparator

- Consider two 3-bit binary numbers A and B as; $A_2 A_1 A_0$ & $B_2 B_1 B_0$
- $A=B$ if; $A_2 = B_2$ AND $A_1 = B_1$ AND $A_0 = B_0$
- $A>B$ if; $A_2 > B_2$ OR $A_2 = B_2$ AND $A_1 > B_1$ OR $A_2 = B_2$ AND $A_1 = B_1$ AND $A_0 > B_0$
- $A<B$ if; $A_2 < B_2$ OR $A_2 = B_2$ AND $A_1 < B_1$ OR $A_2 = B_2$ AND $A_1 = B_1$ AND $A_0 < B_0$



Consider two 4-bit binary numbers A and B as; $A_3 A_2 A_1 A_0$ & $B_3 B_2 B_1 B_0$



- $A=B$ if; $A_3 = B_3 \text{ AND } A_2 = B_2 \text{ AND } A_1 = B_1 \text{ AND } A_0 = B_0$


$$A_3 = B_3 \text{ AND } A_2 = B_2 \text{ AND } A_1 = B_1 \text{ AND } A_0 = B_0$$

- $A > B$ if; $A_3 > B_3 \text{ OR } (A_3 = B_3 \text{ AND } A_2 > B_2)$
 $(A_3 = B_3 \text{ AND } A_2 = B_2 \text{ AND } A_1 > B_1)$
 $(A_3 = B_2 \text{ AND } A_2 = B_2 \text{ AND } A_1 = B_1 \text{ AND } A_0 > B_0)$

- $A < B$ if; $A_3 < B_3 \text{ OR } (A_3 = B_3 \text{ AND } A_2 < B_2)$
 $(A_3 = B_3 \text{ AND } A_2 = B_2 \text{ AND } A_1 < B_1)$
 $(A_3 = B_3 \text{ AND } A_2 = B_2 \text{ AND } A_1 = B_1 \text{ AND } A_0 < B_0)$

4 BIT Digital Comparator





- a) Design a 1 bit Magnitude Comparator.
- b) Design a 2 bit Magnitude Comparator.
- c) Design a 3 bit Magnitude Comparator.
- d) Design a 4 bit Magnitude Comparator.

UNIVERSITY QUESTIONS

YEAR	QUESTION	MARKS
22-23	What is magnitude comparator? Design a Single-bit comparator circuit using logic gates.	7 marks
21-22	Design 2-bit magnitude comparator.	7 marks
19-20	Design a 4-bit comparator circuit using logic gates	7 marks

UNIT 2 : Combinational circuits


Today's Target

- MUX
- Implementation of Higher-order Multiplexers ✓
- Numerical Practice of MUX
- DPP ✓
- University Questions

UNIVERSITY QUESTIONS


YEAR	QUESTION	MARKS
22-23	Implement the function $F = \Sigma m(0,1,3,4,7,8,9,11,14,15)$ using <u>8:1 mux</u> .	10 marks
20-21, 19-20	Implement a <u>4:1 multiplexer</u> using <u>2:1 multiplexer</u> .	2 marks
19-20	Implement a full adder by using 8:1 multiplexer. ✓	10 marks
18-19	Implement the following Boolean function $F(A, B, C, D) = (0, 1, 3, 4, 7, 8, 9, 11, 14, 15)$ using (i) 4:1 MUX (ii) 2:1 MUX	10 marks

- Multiplexer is a combinational circuit that has
- maximum of 2^n data inputs,
- 'n' selection lines and single output line.
- One of these data inputs will be connected to the output based on the values of selection lines.
- Multiplexer is also called as Mux.



4x1 Multiplexer

- four data inputs $I_3, I_2, I_1 \& I_0$,
- two selection lines $S_1 \& S_0$ and
- one output Y .
- The **block diagram** of 4x1 Multiplexer is shown in the following figure.




One of these 4 inputs will be connected to the output based on the combination of inputs present at these two selection lines.

Truth table of 4x1 Multiplexe

Selection Lines		Output
S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

Boolean function for output :

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




8×1 MUX

$$I/P = 8$$

$$\text{Select} = 3$$

$$O/P = 1$$



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7


$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$

Implementation of Higher-order Multiplexers.

- 8x1 Multiplexer using 4x1 Multiplexers and 2x1 Multiplexer.

$$\text{no. of MUX Reg.} = \frac{8 \times 1}{4 \times 1} = 2$$

$$\begin{array}{l} 8 \times 1 : n = 3 \\ 4 \times 1 : n = 2 \end{array}$$




8×1 MUX using 2×1 MUX $\Delta 4 \times 1$ MUX


$$\text{no. of req. MUX} = \frac{8 \times 1}{2 \times 1} = 4$$

$A \ B \ \Theta$

$$8 \times 1 : n = 3$$


$$2 \times 1 : n = 1$$






A B C

16x1 Multiplexer using 8x1




Design multiplexer implementations for the following functions using the numerical method.

$$\bullet Z = F(A, B, C, D) = \sum m(0, 1, 2, 3, 5, 7, 8, 10, 12, 13, 15)$$




Full Adder






A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

GW Z = F(A,B,C,D) = $\sum m(1,3,4,7,12,13) + d(0,5,8,11)$



Implement $Z = F(A, B, C, D) = \sum m(0, 1, 2, 3, 5, 7, 8, 10, 12, 13, 15)$ using 8×1 MUX





- a) Design a 16×1 MUX using basic logic gates.
- b) $Z = F(A, B, C, D) = A'C'D' + BC'D' + AB'C' + A'BC'D + A'B'CD'$ using 16×1 MUX and 8×1 MUX

$$= \bar{A}(B + \bar{B})\bar{C}\bar{D}$$

$$= \bar{A}B\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$


UNIT 2 : Combinational circuits

Today's Target

- DEMUX
- Implementation of Higher-order DeMultiplexers ✓
- Multiplexed Display ✓
- Pixel Oriented & Character Oriented ✓
- Display Driver ✓


DEMULITPLEXER

- inverse of the multiplexer
- single data input
- n address inputs
- 2^n outputs
- The address input determine which data output is going to have the same value as the data input.
- other data outputs will have the value 0.
- abbreviation used is DEMUX.




TRUTH TABLE AND CIRCUIT DIAGRAM

Data Input	Select Inputs	Outputs
I	a b	A B C D
I	0 0	I 0 0 0
I	0 1	0 I 0 0
I	1 0	0 0 I 0
I	1 1	0 0 0 I




HIGHER ORDER DEMUX USING LOWER ORDER DEMUX

1×8 USING 1×4 DEMUX




1×16 USING 1×8 DEMUX



Gateway Classes : 1455961284

Multiplexed display

- Multiplexed displays are electronic display devices where the entire display is not driven at one time.
- Instead, sub-units of the display are multiplexed
- typically, rows or columns for a dot matrix display or
- individual characters for a character oriented display, occasionally individual display elements
- These are driven one at a time, but the electronics and the persistence of vision combine to make the viewer believe the entire display is continuously active.
- Advantages compared to a non-multiplexed display:
 - Fewer wires (often, far fewer wires) are needed
 - simpler driving electronics can be used
 - both lead to reduced cost
 - reduced power consumption



Two Broad Categories


- character-oriented displays ✓
- pixel-oriented displays ✓

Gateway Classes : 7455961284

- display an entire character at one time.
- various segments of each character are connected in a two-dimensional diode matrix and will only illuminate if both the "row" and "column" lines of the matrix are at the correct electrical potential.
- If the display had been built with every segment being individually connected, the display would have required 49 wires just for the digits, with more wires being needed for all of the other indicators that can be illuminated.
- By multiplexing the display, only seven "digit selector" lines and seven "segment selector" lines are needed.
- The extra indicators are arranged as if they were segments of an additional digit or two or extra segments of existing digits and are scanned using the same multiplexed strategy as the real digits.
- A keyboard matrix circuit has a very similar arrangement as a multiplexed display



Gateway Classes : 1455967287

- In dot matrix displays, individual pixels are located at the intersections of the matrix's "row" and "column" lines and each pixel can be individually controlled.
- For a typical 1024×768 (XGA) computer screen, 2,359,296 wires would be needed for non-multiplexed control. That many wires would be completely impractical.

- By arranging the pixels into a multiplexed matrix, only 1792 wires are needed.
- Pixel-oriented displays may drive a single pixel at a time or an entire row or column of pixels simultaneously.
- Active-matrix LCD provide a storage element at each pixel so that the pixel continues to display the correct state even when not being actively driven.



MATTWAY GLASS



BATTWAY GLASS

- Because most multiplexed displays do not present the entire display simultaneously, they are subject to "break up" if:
 - the observer's point of regard is in motion.
 - People with nystagmus (involuntary eye movement) are much more likely to experience the effect.
 - provoked by chewing hard candy which causes vibration of the user's eyes.
 - The multiplexed nature of a display can also be revealed by observing it through a mechanical stroboscope.



Gateway Classes 7455961284

- A **display driver** is usually a semiconductor integrated circuit
- provides an interface function between a microprocessor or a microcontroller or general-purpose peripheral interface and a particular type of display device, e.g. LCD, LED, CRT, ETC.
- accept commands and data using serial or parallel interface and generate signals with suitable voltage, current, timing and demultiplexing to make the display show the desired text or image.
- The display driver may itself be an application-specific microcontroller and may incorporate RAM, Flash memory, EEPROM, ROM
- Example of a display driver IC is the Hitachi HD44780 LCD controller, KS0108, SSD1815 and ST7920.

UNIT 2 : Combinational circuits

Today's Target


- Decoder ✓
- Implementation of Higher-order Decoders ✓
- Numerical Practice
- DPP
- University Questions

UNIVERSITY QUESTIONS

YEAR	QUESTION	MARKS
22-23	Explain Decoder with neat diagram. Implement the logic expression $Y = \Sigma m(2, 4, 6, 7)$ using decoder.	10 marks


DECODER

- a combinational logic circuit that converts binary information from the n coded inputs to a maximum of 2^n unique outputs.
- Some decoders also have one or more "enable" inputs.
- n input signals
- 2^n unique output signals



APPLICATIONS

- data multiplexing and data demultiplexing ✓
- seven segment displays ✓
- Address decoders for memory ✓
- Address decoders for port mapped I/O



TRUTH TABLE, BOOLEAN EXPRESSION, CIRCUIT DIAGRAM


ENABLE	INPUTS		OUTPUTS			
E	A1	A0	Y3	Y2	Y1	Y0
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

$$Y_3 = A_1 A_0 E$$


$$Y_2 = A_1 \bar{A}_0 E$$


$$Y_1 = \bar{A}_1 A_0 E$$

$$Y_0 = \bar{A}_1 \bar{A}_0 E$$




Implementing 3×8 line Decoder by using 2×4 decoders




Implementing 4×16 line Decoder by using 3×8 decoders

4×16 line Decoder using 2×4 decoders



Implement the logic expression $Y = \sum m(1, 3, 4, 6, 7)$ using decoder.




Gateway Classes : 1/55961284

Half Adder using Decoder

A	B	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \sum_m (1, 2)$$

$$\text{Cout} = \sum_m (3)$$




Full Adder

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1
-	-	-	-	-
-	-	-	-	-
-	-	-	-	-
-	-	-	-	-
-	-	-	-	-
-	-	-	-	-
-	-	-	-	-

$$S = \sum m(1, 2, 4, 7)$$

$$Cout = \sum m(3, 5, 6, 7)$$



- a) Implement the logic expression $Y = \sum m(0, 2, 3)$ using decoder.
- b) Implement the half adder using decoder.


UNIT 2 : Combinational circuits

Today's Target

- Digital Encoder ✓
- 4×2, 8×3, Priority Encoders
- University Questions

UNIVERSITY QUESTIONS

YEAR	QUESTION	MARKS
22-23	What is the difference between Multiplexer and Encoder	2 marks
18-19	Write short notes on priority encoder.	7 marks




Digital Encoder

- a combinational circuit that generates a specific code at its outputs such as binary or BCD in response to one or more active inputs.
- reverse operation of Decoder
- 2^n input lines
- enable signal is optional in encoders

Gateway Classes : 745596128X

4 to 2 Encoder

- four inputs $Y_3, Y_2, Y_1 \& Y_0$
- two outputs $A_1 \& A_0$
- block diagram** is shown
- At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output.



Truth table

INPUTS				OUTPUTS	
Y_3	Y_2	Y_1	Y_0	A_1	A_0
1	0	0	0	1	1
0	1	0	0	1	0
0	0	1	0	0	1
0	0	0	1	0	0

Boolean
Equations


$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_3 + Y_1$$

Implementation of 4 to 2 Encoder

$$A_1 = Y_3 + Y_2$$


$$A_0 = Y_3 + Y_1$$



Gateway Classes : 1455961287

Octal to Binary Encoder

- eight inputs, Y_7 to Y_0
- three outputs A_2 , A_1 & A_0
- **block diagram** of octal to binary Encoder




Truth table & Boolean Equations

INPUTS								OUTPUTS		
Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0	A_2	A_1	A_0
1	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	1	1	0
0	0	1	0	0	0	0	0	1	0	1
0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	1	0	0	1

$$A_2 = Y_7 + Y_6 + Y_5 + Y_4$$

$$A_1 = Y_7 + Y_6 + Y_3 + Y_2$$

$$A_0 = Y_7 + Y_5 + Y_3 + Y_1$$



Priority Encoder

- 4 to 2 priority encoder
- four inputs $Y_3, Y_2, Y_1 \& Y_0$
- two outputs $A_1 \& A_0$
- Y_3 has the highest priority
- Y_0 has the lowest priority
- if more than one input is '1' at the same time; the output will be the binary code corresponding to the input, which is having higher priority.
- one more **output, V** ensures the code available at outputs is valid or not.
- If at least one input of the encoder is '1', then $V=1$
- If all the inputs of encoder are '0', then $V=0$

Truth table of 4 to 2 priority encoder


K-maps for A1 & A0

$$A_1 = Y_2 + Y_3$$


$$A_0 = Y_3 + \overline{Y}_2 Y_1$$

$$V = \gamma_3 + \gamma_2 + \gamma_1 + \gamma_0$$


I P	y_3	y_2	y_1	y_0	A_1	A_0	V
	0	0	0	0	0	0	0
	0	0	0	1	0	0	1
	0	0	1	0	0	1	1
	0	0	1	1	1	0	1
	0	1	0	0	1	0	0
	0	1	0	1	1	0	0
	0	1	1	0	1	1	1
	0	1	1	1	1	1	0
	1	0	0	0	1	1	1
	1	0	0	1	1	1	1
	1	0	1	0	1	1	1
	1	0	1	1	1	1	1
	1	1	0	0	1	1	1
	1	1	0	1	1	1	1
	1	1	1	0	1	1	1
	1	1	1	1	1	1	1



$$A_1 = Y_2 + Y_3$$



$$V = Y_3 + Y_2 + Y_1 + Y_0$$




$$A_0 = Y_3 + \bar{Y}_2 Y_1$$

Circuit Diagram of 4 to 2 priority encoder

$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_3 + \bar{Y}_2 Y_1$$

$$V = Y_3 + Y_2 + Y_1 + Y_0$$



UNIT 2 : Combinational circuits

Today's Target

- Binary Adder & Subtractor ✓
- Decimal or BCD Adder ✓

Binary Adder & Subtractor

- Binary addition and subtraction can be done using single circuit.
- This can reduce the cost and space.
- Subtraction is done by 2's compliment method.
- An extra input 'sub' is introduced such that;
- for addition: sub = 0
- For subtraction: sub = 1

$$\begin{array}{r} \text{I} & | 001 & & 9 \\ \text{II} - | 001 & & & - 3 \\ \hline & + 6 & & \end{array}$$


$$\begin{array}{r} \text{I} & | 001 & & 0011 \\ \text{2's} & | 1101 & & 1's | 100 \\ \hline \text{I} & | 0110 & & + * \\ \text{2's} & & & \hline & | 101 & & \end{array}$$

SUB	B	σ/P
0 0	0 1	0 1
1 0	1 0	
1 0	0 1	L's



Gateway Classes : 745596128

CIRCUIT DIAGRAM




$$\begin{array}{r} 10 \\ + 01 \\ \hline 10 \end{array}$$

$$\begin{array}{r} 1's \quad 100 \\ + \quad \textcircled{1} \\ \hline 2's \quad 101 \end{array} - \begin{array}{r} 101 \\ - 011 \\ \hline 101 \end{array}$$

Decimal or BCD Adder

- The BCD-Adder is used in the computers and the calculators that perform arithmetic operation directly in the decimal number system.
- The BCD-Adder accepts the binary-coded form of decimal numbers.
- The Decimal-Adder requires a minimum of nine inputs and five outputs.



$$\begin{array}{r}
 1001 \\
 0101 \\
 \hline
 1110
 \end{array}
 \quad
 \begin{array}{r}
 9 \\
 + 5 \\
 \hline
 14
 \end{array}$$

$$\begin{array}{r}
 + 0110 \\
 \hline
 0100
 \end{array}$$

$0-9$ $0\ 0\ 0\ 0$
 $+ 1\ 0\ 0\ 1$
 \hline

1010
 1011
 1100
 1101
 1110
 1111

$9_{\text{invalid}} \quad \left\{ \begin{array}{l} 1010 \\ 1011 \\ 1100 \\ 1101 \\ 1110 \\ 1111 \end{array} \right.$

Binary Sum					BCD Sum					Decimal
K	Z8	Z4	Z2	Z1	C	S8	S4	S2	S1	Result
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	0	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10

$$D = K + Z_8 Z_4 + Z_8 Z_2$$

Binary Sum					BCD Sum					Decimal
K	Z8	Z4	Z2	Z1	C	S8	S4	S2	S1	
0	1	0	1	1	1	1	0	0	0	11
0	1	1	0	0	0	1	0	0	1	10
0	1	1	1	0	1	1	0	0	1	13
0	1	1	1	1	0	1	0	1	0	14
0	1	1	1	1	1	1	0	1	0	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

16 8 4 2 1
1 0 0 0 0


10
0 0 0 | 0 0 0 0

Boolean Expression for Cout

$$\text{Cout} = K + \underbrace{Z_8 Z_4}_{\cdot} + \underbrace{Z_8 Z_2}_{\cdot} Z_8 X$$

Gateway Classes : 1455967284

Circuit Diagram for BCD Adder



AKTU Full Courses (Paid)

Download **Gateway Classes Application**
From Google Play store

All Subjects

Link in Description

Thank You