#### **MODULE-4**

**Exception and Interrupt Handling:** Exception handling, ARM processor exceptions and modes, vector table, exception priorities, link register offsets, interrupts, assigning interrupts, interrupt latency, IRQ and FIQ exceptions, basic interrupt stack design and implementation.

**Firmware:** Firmware and bootloader, ARM firmware suite, Red Hat redboot, Example: sandstone, sandstone

directory layout, sandstone code structure.

Textbook 1: Chapter 9.1 and 9.2, Chapter 10

RBT: L1, L2, L3

### **Introduction:**

Exceptions and interrupts are unexpected events which will disrupt the normal flow of execution of instruction. An exception is an unexpected event from within the processor. Interrupt is an unexpected event from outside the process. Whenever an exception or interrupt occurs, the hardware starts executing the code that performs an action in response to the exception.

The following types of action can cause an exception:

- *Reset* is called by the processor when power is applied. This instruction branches to the initialization code.
- *Undefined instruction* is used when the processor cannot decode an instruction.
- Software interrupt is called when we execute a SWI instruction. The SWI instruction is frequently used as the mechanism to invoke an operating system routine.
- *Prefetch abort* occurs when the processor attempts to fetch an instruction from an address without the correct access permissions. The actual abort occurs in the decode stage.
- *Data abort* is similar to a prefetch abort but is raised when an instruction attempts to access data memory without the correct access permissions.
- *Interrupt request* is used by external hardware to interrupt the normal execution flow of the processor. It can only be raised if IRQs are not masked in the CPSR.

# 4.1 Exception handling

An exception is any condition that needs to halt the normal sequential execution of instructions.

Example for exceptions are: ARM core reset, instruction fetch or memory access failure, an undefined instruction fetch, execution of software interrupt instruction, when an external interrupt has been raised.

Exception handling is the method of processing these exceptions. Most exceptions have an associated software exception handler. Software exception handler are software routine that executes when an exception occurs. The handler first determines the cause of the exception and then services the exception. Servicing takes place either within the handler or by branching to a specific service routine.

The Reset exception is a special case of exception and it is used to initialize an embedded system.

### 4.1.1 ARM Processor Exceptions and Modes

Whenever an exception occurs, the core enter a specific mode. The ARM processor modes can be entered manually by changing the cpsr.

When an exception occurs the ARM processor always switches to ARM state. Figure 4.1 shows an exceptions and associated modes.




Figure 4.1 Exceptions and associated modes.

The **user** and **system** mode are the only two modes that are not entered by an exception.

When an exception causes a mode change, the core automatically

- saves the **cpsr** to the **spsr** of the exception mode
- saves the **pc** to the **lr** of the exception mode
- sets the **cpsr** to the exception mode
- sets **pc** to the address of the exception handler

#### 4.1.2 Vector Table

The vector table is a table of addresses that the ARM core branches to when an exception is raised. These addresses contain branch instructions The memory map address 0x00000000 is reserved for the vector table, a set of 32-bit words. On some processors the vector table can be optionally located at a higher address in memory (starting at the offset 0xffff0000).

Exception	Mode	Vector table offset
Reset	SVC	+0x00
Undefined Instruction	UND	+0x04
Software Interrupt (SWI)	SVC	+0x08
Prefetch Abort	ABT	+0x0c
Data Abort	ABT	+0x10
Not assigned	_	+0x14
IRQ	IRQ	+0x18
FIQ	FIQ	+0x1c

Table 4.2 Vector table and processor modes

The branch instruction can be any of the following forms:

*B* < *address* > — This branch instruction provides a branch relative from the pc.

LDR pc, [pc, #offset]—This load register instruction loads the handler address from memory to the pc. This form gives slight delay in branching as it need the extra memory access. But using this form we can branch to any address in memory.

*LDR pc,* [*pc,* #-0*xff0*]—This load register instruction loads a specific interrupt service routine address from address 0xfffff030 to the pc. This specific instruction is used when a vector interrupt controller is present (VIC PL190).

MOV pc, #immediate—This move instruction copies an immediate value into the pc. The address must be an 8-bit immediate rotated right by an even number of bits.

```
0x00000000: 0xe59ffa38 RESET: > ldr pc, [pc, #reset]
0x00000004: 0xea000502 UNDEF: b undInstr
0x00000008: 0xe59ffa38 SWI : ldr pc, [pc, #swi]
0x00000000: 0xe59ffa38 PABT : ldr pc, [pc, #prefetch]
0x00000010: 0xe59ffa38 DABT : ldr pc, [pc, #data]
0x00000014: 0xe59ffa38 - : ldr pc, [pc, #notassigned]
0x00000018: 0xe59ffa38 IRQ : ldr pc, [pc, #irq]
0x0000001c: 0xe59ffa38 FIQ : ldr pc, [pc, #fiq]
```

Figure 4.2 Example vector table.

# 4.1.3 Exception Priorities

Exceptions can occur simultaneously, so the processor has to adopt a priority mechanism. Each exception is dealt with according to the priority level set out in Table 4.3.

Table 4.3 shows the various exceptions that occur on the ARM processor and their associated priority level.

Exceptions	Priority	I bit	F bit
Reset	1	1	1
Data Abort	2	1	_
Fast Interrupt Request	3	1	1
Interrupt Request	4	1	_
Prefetch Abort	5	1	_
Software Interrupt	6	1	_
Undefined Instruction	6	1	_

Table 4.3 Exception priority levels.

- The Reset exception is the highest priority and it occurs when power is applied to the processor. The reset handler initializes the system, and setting up memory and caches. The reset handler must also set up the stack pointers for all processor modes. When a reset occurs, it takes precedence over all other exceptions.
- The lowest priority level is shared by two exceptions, the Software Interrupt and Undefined Instruction exceptions. As shown in the table Certain exceptions also disable interrupts by setting the I or F bits in the CPSR
- Code should be designed such that there is no exceptions or interrupts will occur during the first few instructions of the handler.
- <u>Data Abort exceptions</u> occur when the memory controller or MMU indicates that an invalid memory address has been accessed or when the current code attempts to read or write to memory without the correct access permissions. When Data Abort occurs, it takes precedence over all other exceptions except Reset exception.
- A Fast Interrupt Request (FIQ) exception occurs when an external peripheral sets the FIQ pin to nFIQ. An FIQ exception is the highest priority interrupt. The core disables both IRQ and FIQ exceptions on entry into the FIQ handler. Thus, no external source can interrupt the processor unless the IRQ and/or FIQ exceptions are reenabled by software.
- An Interrupt Request (IRQ) exception occurs when an external peripheral sets the IRQ pin to nIRQ. An IRQ exception is the second-highest priority interrupt. The IRQ handler will be entered if neither an FIQ exception nor Data Abort exception occurs. On entry to the IRQ handler, the IRQ exceptions are disabled and should remain disabled until the current interrupt source has been cleared.
- A Prefetch Abort exception occurs when an attempt to fetch an instruction results in a memory fault. This exception is raised when the instruction is in the execute stage of the pipeline and if none of the higher exceptions have been raised. After enter to the handler,

IRQ exceptions will be disabled, but the FIQ exceptions will remain unchanged. If FIQ is enabled and an FIQ exception occurs, it can be taken while servicing the Prefetch Abort.

- <u>A Software Interrupt (SWI)</u> exception occurs when the SWI instruction is executed and none of the other higher-priority exceptions have been flagged. On entry to the handler,
- the CPSR will be set to supervisor mode. If the system uses nested SWI calls, the link register r14 and spsr must be stored away before branching to the nested SWI to avoid possible corruption of the link register and the **spsr**.
- An Undefined Instruction exception occurs when an instruction not in the ARM or Thumb instruction set reaches the execute stage of the pipeline and none of the other exceptions have been flagged. The ARM processor "asks" the coprocessors if they can handle this as a coprocessor instruction. Since coprocessors follow the pipeline, instruction identification can take place in the execute stage of the core. If none of the coprocessors claims the instruction, an Undefined Instruction exception is raised. Both the SWI instruction and Undefined Instruction have the same level of priority, since they cannot occur at the same time.

# 4.1.4 Link Register Offsets

When an exception occurs, the link register is set to a specific address based on the current **pc**.

For example when an IRQ exception is raised, the link register lr points to the last executed instruction plus 8 because of three stage pipeline. Care has to be taken to make sure the exception handler does not corrupt lr because lr is used to return from an exception handler. The IRQ exception is taken only after the current instruction is executed, so the return address has to point to the next instruction, or lr - 4.

Table 4.4 provides a list of useful addresses for the different exceptions.

Exception	Address	Use
Reset	_	lr is not defined on a Reset
Data Abort	lr - 8	points to the instruction that caused the Data Abort exception
FIQ	lr-4	return address from the FIQ handler
IRQ	lr-4	return address from the IRQ handler
Prefetch Abort	lr-4	points to the instruction that caused the Prefetch Abort exception
SWI	lr	points to the next instruction after the SWI instruction
Undefined Instruction	lr	points to the next instruction after the undefined instruction

Table 4.4 Useful link-register-based addresses.

### Example(1)

This show the method of returning from an IRQ and FIQ handler is to use a SUBS instruction:

Since there is an S at the end of the SUB instruction and the **pc** is the destination register, the **cpsr** is automatically restored from the spsr register.

### Example (2)

This example shows another method that subtracts the offset from the link register r14 at the beginning of the handler.

```
handler

SUB r14, r14, #4 ; r14-=4
...

<handler code>
...

MOVS pc, r14 ; return
```

After servicing is complete, return to normal execution occurs by moving the link register r14 into the pc and restoring cpsr from the spsr.

### Example (3)

The example uses the interrupt stack to store the link register. This method first subtracts an offset from the link register and then stores it onto the interrupt stack.

To return to normal execution, the LDM instruction is used to load the pc. The ^ symbol in the instruction forces the cpsr to be restored from the spsr.

# 4.2 Interrupts

There are two types of interrupts available on the ARM processor. The first type of interrupt causes an exception raised by an external peripheral—namely, IRQ and FIQ.

The second type is a specific instruction that causes an exception—the SWI instruction.

Both types suspend the normal flow of a program.

### 4.2.1 Assigning Interrupts

A system designer can decide which hardware peripheral can produce which interrupt request. This decision can be implemented in hardware or software (or both) and depends upon the embedded system being used.

An interrupt controller unit is used to connects multiple external interrupts to one of the two ARM interrupt requests either IRQ or FIQ.

The system designers will use a standard design practice to assigning interrupts.

- Software Interrupts are normally reserved to call privileged operating system routines. For example, an SWI instruction can be used to change a program running in user mode to a privileged mode.
- IRQ Requests are normally assigned for general-purpose interrupts. The IRQ exception has a lower priority and higher interrupt latency than the FIQ exception.
- Fast Interrupt Requests are normally reserved for a single interrupt source that requires a fast response time.
- In an embedded operating system design, the FIQ exception is used for a specific application and the IRQ exception are used for more general operating system activities.

# 4.2.2 Interrupt Latency

It is the time interval, from an external interrupt request signal being raised to the first fetch of an instruction of a specific interrupt service routine (ISR).

Interrupt latency depends on a combination of hardware and software.

System designer must balance the system design to handle multiple simultaneous interrupt sources and minimize interrupt latency.

If the interrupts are not handled in a timely manner, then the system will exhibit slow response times.

Software handlers have two main methods to minimize interrupt latency.

- 1) Nested interrupt handler,
- 2) Prioritization.

# Nested interrupt handler

Nested interrupt handler allows other interrupts to occur even when it is currently servicing an existing interrupt.

This is achieved by reenabling the interrupts as soon as the interrupt source has been serviced but before the interrupt handling is complete.

Once a nested interrupt has been serviced, then control is relinquished to the original interrupt service routine. Fig 4.3 shows the three level nested interrupt,




Figure 4.3 A three-level nested interrupt.

#### Prioritization

We can program the interrupt controller to ignore interrupts of the same or lower priority than the interrupt we are handling presently, so only a higher-priority task can interrupt our handler. We then re-enable the interrupts. The processor spends time in the lower-priority interrupts until a higher-priority interrupt occurs. Therefore higher-priority interrupts have a lower average interrupt latency than the lower-priority interrupts. It reduces latency by speeding up the completion time on the critical timesensitive interrupts.

# 4.2.3 IRQ and FIQ Exceptions

IRQ and FIQ exceptions only occur when a specific interrupt mask is cleared in the **cpsr**.

The ARM processor will continue executing the current instruction in the execution stage of the pipeline before handling the interrupt.

An IRQ or FIQ exception causes the processor hardware to go through a standard procedure listed below,

- 1) The processor changes to a specific interrupt request mode, which is being raised.
- 2) The previous mode's CPSR is saved into the **spsr** of the new interrupt request mode.
- 3) The **pc** is saved in the **lr** of the new interrupt request mode.

- 4) Interrupt/s are disabled—either the IRQ or both IRQ and FIQ exceptions are disabled in the CPSR. This immediately stops another interrupt request of the same type being raised.
- 5) The processor branches to a specific entry in the vector table.

Example 4.5: what happens when an IRQ exception is raised when the processor is in user mode?




Figure 4.4 Interrupt Request (IRQ).

- i. The processor starts in state 1.In this mode both the IRQ and FIQ exception bits in the cpsr are enabled.
- ii. When an IRQ occurs the processor moves into state 2.->
  - a) This transition automatically sets the IRQ bit to one, disabling any further IRQ exceptions,
  - b) The FIQ exception ,remains enabled because FIQ has a higher priority and does not get disabled when a low-priority IRQ exception is raised,
  - c) The cpsr processor mode changes to IRQ mode,
  - d) The user mode cpsr is automatically copied into spsr\_irq,
  - e) Register r14\_irq is assigned the value of the pc when the interrupt was raised,
  - f) The pc is then set to the IRQ entry +0x18 in the vector table.
- iii. In state 3 the software handler takes over and calls the appropriate interrupt service routine to service the source of the interrupt. After completion, the processor mode reverts back to the original user mode code in state 1.

Example 4.6 what happens when an FIQ exception is raised when the processor is in user mode?

Figure 4.5 shows an example of an FIQ exception.




Figure 4.5 Fast Interrupt Request (FIQ).

- i) The processor starts in state 1.In this mode both the IRQ and FIQ exception bits in the cpsr are enabled.
- ii) When an FIQ occurs the processor moves into state 2.->
  - a) This transition automatically sets the IRQ bit and FIQ to one, disabling both IRQ and FIQ exceptions,
  - b) The cpsr processor mode changes to FIQ mode,
  - c) The user mode cpsr is automatically copied into spsr\_fiq,
  - d) Register r14\_fiq is assigned the value of the pc when the interrupt was raised,
  - e) The pc is then set to the FIQ entry +0x1c in the vector table.
- iii ) In state 3 the software handler takes over and calls the appropriate interrupt service routine to service the source of the interrupt. After completion, the processor mode reverts back to the original user mode code in state 1.
- iv) When processor changes from user mode to FIQ mode, there is no requirement to save registers r8 to r12 since these registers are banked in FIQ mode. These registers can be used to hold temporary data, such as buffer pointers or counters. This makes FIQ ideal for servicing a single-source, highpriority, low-latency interrupt.

# 4.2.3.1 Enabling and Disabling FIQ and IRQ Exceptions

The ARM processor core has a simple procedure to manually enable and disable interrupts by modifying the **cpsr** when the processor is in a privileged mode.

The procedure uses three ARM instructions.

- 1) The instruction MRS copies the contents of the **cpsr** into register **r1**.
- 2) The instruction BIC clears the IRQ or FIQ mask bit.
- 3) The instruction MSR then copies the updated contents in register **r1** back into the **cpsr**, to enable the interrupt request.

Table 4.5 shows how IRQ and FIQ interrupts are enabled.

The postfix \_c identifies that the bit field being updated is the control field bit [7:0] of the cpsr.

cpsr value	IRQ	FIQ
Pre	nzcvqj <b>I</b> Ft_SVC	nzcvqjI <b>F</b> t_SVC
Code	enable irq	enable fiq
	MRS r1, cpsr	MRS r1, cpsr
	BIC r1, r1, #0x80	BIC r1, r1, #0x40
	MSR cpsr_c, r1	MSR cpsr_c, r1
Post	nzcvqj <b>i</b> Ft_SVC	nzcvqjIft_SVC

Table 4.5 Enabling an interrupt.

Table 4.6 shows procedure to disable or mask an interrupt request.

cpsr	IRQ	FIQ
Pre	nzcvqj <b>i</b> ft_SVC	nzcvqjift_SVC
Code	disable_irq	disable_fiq
	MRS r1, cpsr	MRS r1, cpsr
	ORR r1, r1, #0x80	ORR r1, r1, #0x40
	MSR cpsr_c, r1	MSR cpsr_c, r1
Post	nzcvqj <b>I</b> ft_SVC	nzcvqji <b>F</b> t_SVC

Table 4.6 Disabling an interrupt.

To enable and disable both the IRQ and FIQ exceptions, the immediate value on the data processing BIC or ORR instruction has to be changed to 0xc0.

The interrupt request is either enabled or disabled only once the MSR instruction has completed the execution stage of the pipeline. Interrupts can still be raised or masked prior to the MSR completing this stage.

# 4.2.4 Basic Interrupt Stack Design and Implementation

Exceptions handlers uses the stacks to save the register contents. Each mode has dedicated register containing the stack pointer. The design of the exception stacks depends upon these factors:

- Operating system requirements—Each operating system has its own requirements for stack design.
- Target hardware—The target hardware provides a physical limit to the size and positioning of the stack in memory

Two design decisions need to be made for the stacks:

 The location: which determines where in the memory map the stack begins. Most ARM-based systems are designed with a stack that descends downwards, with the top of the stack at a high memory address. • Stack size: depends upon the type of handler, nested or nonnested. A nested interrupt handler requires more memory space since the stack will grow with the number of nested interrupts.

**stack overflow**—when the stack extends beyond the allocated memory. It causes instability in embedded systems.

There are software techniques that identify overflow and that allow corrective measures to take place to repair the stack before irreparable memory corruption occurs.

The two main methods are

- (1) use memory protection
- (2) call a stack check function at the start of each routine.

The IRQ mode stack has to be set up during the initialization code for the system. The stack size is reserved in the initial stages of boot-up. Figure 4.6 shows two memory layouts in a linear address space.




Figure 4.6 Memory layouts.

The first layout, A, shows a traditional stack layout with the interrupt stack stored underneath the code segment.

The second layout, B, shows the interrupt stack at the top of the memory above the user stack.

The main advantage of layout B over A is that Layout B does not corrupt the vector table when a stack overflow occurs, and so the system has a chance to correct itself when an overflow has been identified.

For each processor mode a stack has to be set up. This is carried out every time the processor is reset. Figure 4.7 shows an implementation of stack using layout A.




Figure 4.7 Implementation of stack using layout A.

There is an advantage using separate stacks for each mode rather than using a single stack. Errant tasks can be debugged and isolated from the rest of the system.

Each mode stack must be set up. Here is an example to set up three different stacks when the processor core comes out of reset.

Initialization code starts by setting up the stack registers for each processor mode. The stack register **r13** is one of the registers that is always banked when a mode change occurs.

A set of defines are declared that map the memory region names with an absolute address.

Example, the User stack is given the label USR\_Stack and is set to address 0x20000. The Supervisor stack is set to an address that is 128 bytes below the IRQ stack.

USR\_Stack EQU 0x20000
IRQ\_Stack EQU 0x8000
SVC\_Stack EQU IRQ\_Stack-128

A set of defines that map each processor mode with a particular mode bit pattern. These labels can then be used to set the CPSR to a new mode.

Usr32md EQU 0x10 ; User mode FIQ32md EQU 0x11 ; FIQ mode IRQ32md EQU 0x12 ; IRQ mode SVC32md EQU 0x13 ; Supervisor mode Abt32md EQU 0x17 ; Abort mode Und32md EQU 0x1b ; Undefined instruction mode Sys32md EQU 0x1f ; System mode			
IRQ32md EQU 0x12 ; IRQ mode  SVC32md EQU 0x13 ; Supervisor mode  Abt32md EQU 0x17 ; Abort mode  Und32md EQU 0x1b ; Undefined instruction mode	Usr32md	EQU 0x10	; User mode
SVC32md EQU 0x13 ; Supervisor mode Abt32md EQU 0x17 ; Abort mode Und32md EQU 0x1b ; Undefined instruction mode	FIQ32md	EQU 0x11	; FIQ mode
Abt32md EQU 0x17 ; Abort mode Und32md EQU 0x1b ; Undefined instruction mode	IRQ32md	EQU 0x12	; IRQ mode
Und32md EQU 0x1b ; Undefined instruction mode	SVC32md	EQU 0x13	; Supervisor mode
·	Abt32md	EQU 0x17	; Abort mode
Sys32md EQU 0x1f ; System mode	Und32md	EQU 0x1b	; Undefined instruction mode
	Sys32md	EQU 0x1f	; System mode

## Example to set up Supervisor mode stack:

The processor core starts in supervisor mode so the SVC stack setup involves loading register r13\_svc with the address pointed to by SVC\_NewStack.

```
LDR r13, SVC_NewStack ; r13_svc
...
SVC_NewStack
DCD SVC_Stack
```

### Example to set up IRQ mode stack:

The code first initializes the IRQ stack.

For safety reasons, it is always best to make sure that interrupts are disabled by using a bitwise OR between NoInt and the new mode.

```
NoInt EQU OxcO ; Disable interrupts
```

To set up the IRQ stack, the processor mode has to change to IRQ mode. This is achieved by storing a cpsr bit pattern into register r2. Register r2 is then copied into the cpsr, placing the processor into IRQ mode.

```
MOV r2, #NoInt|IRQ32md

MSR cpsr_c, r2

LDR r13, IRQ_NewStack ; r13_irq

...

IRQ_NewStack

DCD IRQ_Stack
```

#### Example to set up user mode stack:

The user mode stack will be set up last because when the processor is in user mode there is no direct method to modify the cpsr. An alternative is to force the processor into system mode to set up the user mode stack since both modes share the same registers.

```
MOV r2, #Sys32md

MSR cpsr_c, r2

LDR r13, USR_NewStack ; r13_usr

...

USR_NewStack

DCD USR_Stack
```

• Firmware: Firmware and bootloader, ARM firmware suite, Red Hat redboot, Example: sandstone, sandstone directory layout, sandstone code structure

### 4.3 Firmware and Bootloader

**Firmware:** It is an Interface between the hardware and the Application/operating system level software.

- It resides in the ROM and executes when power is applied to the embedded hardware system.
- It remains active after initialization to support basic system operation.
- The choice of which firmware to use for a particular ARMbased system depends upon the specific application.
- One of the main purposes of firmware is to provide a stable mechanism to load and boot an operating system.

**Bootloader:** It is a small application that installs the operating system or applications onto a hardware target.

- It only exists up to the point that the operating system or application is executing, and it is commonly incorporated into the firmware.
- 4.3.1 Abstraction of Firmware Execution Flow

We have a common execution flow to help understand the features of different firmware implementations. Table 4.7 lists the basic firmware execution flow.

#### Firmware execution flow.

Stage	Features
Set up target platform	Program the hardware system registers Platform identification Diagnostics Debug interface Command line interpreter
Abstract the hardware	Hardware Abstraction Layer Device driver
Load a bootable image	Basic filing system
Relinquish control	Alter the pc to point into the new image

Table 4.7 Firmware execution flow

The first stage is to Set up target platform. It include following stages. Platform Identification

- It's common for the same executable to operate on different cores and platforms.
- In that case firmware has to identify and discover the exact core and platform it is operating on.
- The core is normally recognized by reading register0 in coprocessor15, which holds both the processor type and the manufacturer name

#### **Diagnostics**

- Diagnostics software provide a useful way for quickly identifying basic hardware malfunctions.
- Debug capability is provided in the form of a module or monitor that provides software assistance for debugging code running on a hardware target.
- This assistance includes the following:
  - Setting up breakpoints in RAM. A breakpoint allows a program to be interrupted and the state of the processor core to be examined.
  - Listing and modifying memory (using peek and poke operations).
  - Showing current processor register contents.
  - Disassembling memory into ARM and Thumb instruction mnemonics.

#### Debug Interface:

Debug capability is provided in the form of a module or monitor that provides software assistance for debugging code running on a hardware target. This assistance includes the following:

- Setting up breakpoints in RAM. A breakpoint allows a program to be interrupted and the state of the processor core to be examined.
- Listing and modifying memory (using peek and poke operations).
- Showing current processor register contents.
- Disassembling memory into ARM and Thumb instruction mnemonics.

#### Interactive Method(CLI):

- We can send the commands through a command line interpreter(CLI)(via RS-232).
- A dedicated host debugger(via LAN + C/S).
- The CLI is commonly available on the more advanced firmware implementations.
- It allows us to change the operating system to be booted by altering the default configurations through typing commands at a command prompt.
- For embedded systems, the CLI is commonly controlled through a host terminal application.
- Communication between the host and the target is normally over a serial or network connection.

#### The second stage is Abstract the Hardware:

- Hardware Abstraction Layer(HAL) is a software layer that hides the underlying hardware by providing a set of defined programming interfaces.
- The HAL software that communicates with specific hardware peripheral is call a device driver.
- Device driver provides a standard application programming interface(API) to read and write to a specific peripheral.

### The third stage is to load a bootable image:

- The ability of firmware to carry out this activity depends upon the type of media used to store the image.
- not all operating system images or application images need to be copied into RAM.
- The operating system image or application image can simply execute directly from ROM.
- In small devices which include flash ROM, simple flash ROM filing system (FFS), which allows multiple executable images to be stored.
- The firmware must also understand the network protocol as well as the Ethernet hardware to load the image from the network.
- A popular image format for ARM-based systems are
  - Executable and Linking Format (ELF).

- Plain binary: doesn't contain any header or debug information.
- Compressed image

Most firmware systems must deal with the executable form. Loading an ELF image involves deciphering the standard ELF header information (that is, execution address, type, size, and so on). The image may also be encrypted or compressed, in which case the load process would involve performing decryption or decompression on the image.

The fourth stage is to relinquish control.

- Relinquishing control on an ARM system means updating the vector table and modifying the pc.
- Updating the vector table involves modifying particular exception and interrupt vectors so that they point to specialized operating system handlers.
- The pc has to be modified so that it points to the operating system entry point address.
- For Linux OS, relinquishing control requires that a standard data structure be passed to the kernel. This data structure explains the environment that the kernel will be running in. For example, one field may include the amount of available RAM on the platform, while another field includes the type of MMU being used.
- After relinquishing control, the Machine Independent Layer (MIL)
  or Hardware Abstraction Layer (HAL) part of the firmware can
  remain active. This layer exposes, through the SWI mechanism, a
  standard application interface for specific hardware devices.

#### 4.3.1.1 ARM Firmware Suite:

- ARM has developed a firmware package called the ARM Firmware Suite (AFS).
- AFS is designed purely for ARM-based embedded systems.
- It provides support to ARM processors including the Intel XScale and Strong ARM processors.
- The package includes two major technologies
- 1) Hardware Abstraction Layer called µHAL
- 2) Debug monitor called Angel

#### Micro Hardware Abstraction Layer (µHAL):

- It provides a low-level device driver framework that allows it to operate over different communication devices (for example, USB, Ethernet, or serial).
- This has the advantage of making the porting process relatively straightforward since it has a standard function framework to work within.
- µHAL supports these main features:

- System initialization
- Polled serial driver
- LED support
- Timer support.
- Interrupt controllers—support for different interrupt controllers.

#### Debug Monitor- Angel:

- It allows communication between a host debugger and a target platform.
- It allows to inspect and modify memory, download and execute images, set breakpoints, and display processor register contents.
- The Angel debug monitor must have access to the SWI and IRQ or FIQ vectors.
- Angel uses SWI instructions to provides a set of APIs that allow a program to open, read, and write to a host filing system.
- . IRQ/FIQ interrupts are used for communication purposes with the host debugger.

#### 4.3.1.2 Red Hat RedBoot:

- RedBoot is a firmware tool developed by Red Hat.
- It is an open source license with no royalties or up front fees.
- RedBoot is designed to execute on different CPUs (for instance, ARM, MIPS, SH, and so on).
- It provides both debug capability through GNU Debugger (GDB), as well as a bootloader.
- The RedBoot software core is based on a HAL.
- RedBoot supports these main features:
  - 1) Communication: configuration is over serial or Ethernet. For serial, X-Modem protocol is used to communicate with the GNU Debugger (GDB). For Ethernet, TCP is used to communicate with GDB. RedBoot supports a range of network standards, such as bootp, telnet, and tftp.
  - 2) Flash ROM memory management—provides a set of filing system routines that can download, update, and erase images in flash ROM. In addition, the images can either be compressed or uncompressed.
  - 3) Full operating system support—supports the loading and booting of Embedded Linux, Red Hat eCos, and many other popular operating systems. For Embedded Linux, RedBoot supports the ability to define parameters that are passed directly to the kernel upon booting.

#### 4.3.2 Example : Sandstone:

Sandstone is a static design and cannot be configured after the build process is complete. It carries out the following task.

- 1) Setting up target platform
- 2) Loading a bootable image.
- 3) Relinquish control to OS

The implementation is specific to the ARM Evaluator-7T platform, which includes an ARM7TDMI processor. Table 4.8 lists the basic characteristics of Sandstone.

Feature	Configuration
Code	ARM instructions only
Tool chain	ARM Developer Suite 1.2
Image size	700 bytes
Source	17 KB
Memory	remapped

Table 4.8: Summary of Sandstone.

### 4.3.2.1 Sandstone Directory Layout:

The directory layout shows where the source code is located and where the different build files are placed. The directory structure is as shown in Figure 4.8.




Figure 4.8: Stanstone Directory layout

#### 4.3.2.2 Sandstone Code Structure:

Sandstone consists of a single assembly file. The file structure is broken down into a number of steps, where each step corresponds to a stage in the execution flow of Sandstone. Table 4.9 lists the steps of execution flow.

Step	Description
1	Take the Reset exception
2	Start initializing the hardware
3	Remap memory
4	Initialize communication hardware
5	Bootloader—copy payload and relinquish control

Table 4.9 Standstone execution flow.

. Sandstone initializes the hardware and then loads and boots an image following this procedure:

#### Step-1 Takes the Reset exception.

Execution begins with a Reset exception. Only the reset vector entry is required in the default vector table. It is the very first instruction executed.

## Step-2 Starts initializing the hardware;

The primary phase in initializing hardware is setting up system registers. These registers have to be set up before accessing the hardware.

### Step-3 Remaps memory;

One of the major activities of hardware initialization is to set up the memory environment. Sandstone is designed to initialize SRAM and remap memory. This process occurs fairly early on in the initialization of the system.

### Step-4 Initializes the communication hardware.

Communication initialization involves configuring a serial port and outputting a standard banner. The banner is used to show that the firmware is fully functional and memory has been successfully remapped.

# Step-5 Bootloader:

The final stage involves copying a payload and relinquishing control of the pc over to the copied payload.