ECE 385 – Digital Systems Laboratory

Lecture 17 –More Experiment 9 Zuofu Cheng Fall 2018

Link to Course Website





Experiment 9 Week 1 Demo Points


- 1 point: Correct key expansion
- 1 point: Correct intial round key and looping rounds operations
- 1 point: Correct AES encryption test vectors
- 1 point: Benchmark of NIOS II/e based AES in kB/s
- 1 point: Correct Hardware Software communication to display the correct key on the hex displays

Experiment 9 Week 2 Demo Points

- 1 point: Correctness of the looping rounds operations.
- 1 point: Correctness of stepping through the looping rounds using state machine. Specifically, there can only be one InvMixColumns instantiation.
- 1 point: Correctness of transmitting correct result to CPU and displaying plaintext via terminal.
- 1 point: Able to run consecutive decryption operations correctly without restarting the program.
- 1 point: Benchmark result for HDL based AES decryption in kB/s. You will need to explain what experiment(s) you ran to get this result.


Nios II System Components in Lab 9

- Create a Avalon MM interface
- Decode 16 registers to use for HW/SW communication



AES Decryption Core Interface

- 16 Registers, each 32-bits (you need to write this)
- How many bytes on Avalon bus?




Avalon MM Interface Signals

- You will create a module which will decode Avalon bus (following chart) and place data into 16 registers
- Note address is only 4 bits, don't need to decode full 32-bit address

Name	Direction	Width	Description
read	Input	1	High when a read operation is to be performed
write	Input	1	High when a write operation is to be performed
readdata	Output	32	32-bit data to be read
writedata	Input	32	32-bit data to be written
address	Input	4	Address of the read or write operation
byteenable	Input	4	4-bit active high signal to identify which byte(s) are being written
chipselect	Input	1	High during a read or write operation

Read/Write Timing

- We will use the Avalon-MM bus with **fixed** wait-states
- Number of wait states will be 0*
- Note: timing diagram has wait state of 1! What would same thing with wait state = 0 look like?



presented.


Byte Enable Support

- Have to support byte enable on Avalon writes (to FPGA registers)
- Recommended design:

byteenable[3:0]	Write Action							
1111	Write full 32-bits							
1100	Write the two upper bytes							
0011	Write the two lower bytes							
1000	Write byte 3 only							
0100	Write byte 2 only							
0010	Write byte 1 only							
0001	Write byte 0 only							

AES_Start and AES_Done registers

- AES_Start and AES_Done use only last bit of respective registers
- Follow the following state machine to start and stop the decryption process




Part I: AES (128-bit)

- State 128-bit intermediate results during the AES algorithm, arranged in column major 4x4 Bytes
- Word –the 4-Byte data from a single State column.
- Round Key 128-bit keys derived from the Cipher Key using the Key Expansion routine. It is applied in different stages of the algorithm
- Key Schedule 11x128-bit Round Keys derived from the Cipher Key using the Key Expansion routine

	Sta	ate				Sta	ate	
a _{0,0}	a _{0,1}	a _{0,2}	a _{0,3}					
$a_{1,0}$	<i>a</i> _{1,1}	$a_{1,2}$	a _{1,3}	Į)	rd 0	rd 1	rd 2	rd 3
a _{2,0}	$a_{2,1}$	$a_{2,2}$	$a_{2,3}$		Woı	Woı	Wol	Wol
a _{3,0}	<i>a</i> _{3,1}	a _{3,2}	a _{3,3}					


AES Decryption Algorithm

- An AES decryption goes through several rounds as well
 - Similar module routines within each round
 - Ordering of the routines are slightly different
 - 10 rounds for 128-bit AES,
 with 9 full rounds and a
 reduced last round
 - Round Keys in AddRoundKey()
 are generated separately from
 the Cipher Key




InvShiftRows ()

- InvShiftRows performs circular <u>right</u> shift
 - First row remains unchanged
 - Second row is right-circularly shifted by 1 Byte
 - Third row is right-circularly shifted by 2 Bytes
 - Fourth row is right-circularly shifted by 3 Bytes



InvSubBytes()

- InvSubBytes performs transformation in the Rijndael's finite field
 - First find the multiplicative inverse of each Byte
 - Then use an affine transformation in GF(2⁸) to obtain the final value
 - This process is usually pre-computed and stored in Rijndael's S-box (substitution box) as a lookup table



SubBytes()

- InvSubBytes performs transformation in the Rijndael's finite field
 - Identical to the SubBytes module, except using the <u>inverse</u>
 S-box

	x0	x1	x2	хЗ	x4	x5	x6	x7	x8	x9	ха	хb	ХC	xd	хе	xf
0x	52	09	6A	D5	30	36	A5	38	BF	40	А3	9E	81	F3	D7	FB
1x	7C	E3	39	82	9В	2F	FF	87	34	8E	43	44	C4	DE	E9	СВ
2x	54	7в	94	32	A6	C2	23	3D	EE	4C	95	0B	42	FA	С3	4E
3x	08	2E	A1	66	28	D9	24	В2	76	5B	A2	49	6D	8B	D1	25
4 x	72	F8	F6	64	86	68	98	16	D4	A4	5C	CC	5D	65	В6	92
5x	6C	70	48	50	FD	ΕD	В9	DA	5E	15	46	57	A7	8 D	9 D	84
6x	90	D8	AB	00	8C	ВС	D3	0A	F7	E4	58	05	В8	В3	45	06
7x	DO	2C	1E	8F	CA	3F	OF	02	C1	AF	BD	03	01	13	8A	6B
8x	3A	91	11	41	4 F	67	DC	EΑ	97	F2	CF	CE	FO	В4	E6	73
9x	96	AC	74	22	E7	AD	35	85	E2	F9	37	E8	1C	75	DF	6E
ax	47	F1	1A	71	1D	29	C5	89	6F	в7	62	ΟE	AA	18	BE	1B
bx	FC	56	3E	4B	С6	D2	79	20	9A	DB	O C	FE	78	CD	5A	F4
CX	1F	DD	A8	33	88	07	С7	31	В1	12	10	59	27	80	EC	5F
dx	60	51	7F	A9	19	В5	4A	0 D	2 D	E5	7A	9F	93	С9	9C	EF
ex	A0	ΕO	3B	4 D	ΑE	2A	F5	В0	C8	EB	BB	3C	83	53	99	61
fx	17	2В	04	7E	ВА	77	D6	26	E1	69	14	63	55	21	0C	7 D

InvAddRoundKey ()

 XORs each Byte with the corresponding Byte from the current RoundKey

Encrypted message

(AES Encryption)

Encrypted message

(AES Decryption)

InvMixColumns()

Multiply each column by matrix as shown in GF(28)

$$\begin{pmatrix} b_0 \\ b_1 \\ b_2 \\ b_3 \end{pmatrix} = \begin{pmatrix} E & B & D & 9 \\ 9 & E & B & D \\ D & 9 & E & B \\ B & D & 9 & E \end{pmatrix} \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{pmatrix}$$

- MixColumns performs matrix multiplication with each Word $w_i = \{a_{0,i}, a_{1,i}, a_{2,i}, a_{3,i}\}^T$ under Rijndael's finite field
 - {09}, {0b}, {0d}, and {0e} can be implemented using recursively – this is the approach used in the predefined InvMixColumns module

InvMixColumns()

Provided lookup table from week 1:

How would we use for GF(2^8) multiplication? E.g. 6*3

InvMixColumns()

• Example InvMixColumn():

$$(\{04\} \bullet a_{0,i}) = (\{02\} \bullet (\{02\} \bullet a_{0,i}))$$

$$(\{08\} \bullet a_{0,i}) = (\{02\} \bullet (\{04\} \bullet a_{0,i}))$$

$$(\{09\} \bullet a_{0,i}) = (\{08\} \bullet a_{0,i}) \oplus a_{0,i}$$

$$(\{0b\} \bullet a_{0,i}) = (\{08\} \bullet a_{0,i}) \oplus (\{02\} \bullet a_{0,i}) \oplus a_{0,i}$$

$$(\{0d\} \bullet a_{0,i}) = (\{08\} \bullet a_{0,i}) \oplus (\{04\} \bullet a_{0,i}) \oplus a_{0,i}$$

$$(\{0e\} \bullet a_{0,i}) = (\{08\} \bullet a_{0,i}) \oplus (\{04\} \bullet a_{0,i}) \oplus (\{02\} \bullet a_{0,i})$$

KeyExpansion()

- KeyExpansion generates a RoundKey at a time based on the previous RoundKey (use the Cipher Key to generate the first RoundKey)
 - RotWord() circularly shift each Byte in a Word up by 1 Byte
 - SubWord() identical to SubBytes()
 - Rcon() xor the Word with the corresponding Word from the Rcon lookup table
- KeyExpansion hardware module is provided, but needs to wait some number of cycles in order to finish (this is important, especially in simulation when you start simulating at time t = 0 - expanded key may not be ready!)

```
for every Word w_i in all n RoundKeys (i=1,2,...,4n, n=10)

W_{temp} = W_{i-1}

if W_i is the first Word in the current RoundKey

W_{temp} = \text{SubWord}(\text{RotWord}(w_{temp})) xor Rcon<sub>n</sub>

for every Word in the current RoundKey, including the first Word

W_i = W_{i-4} xor W_{temp}
```

Overall Design for Week 2



Overall Design for Week 2

- Design must only instantiate one each of InvMixColumns and KeyExpansion
- May instantiate multiple InvSubBytes modules
- Need to write additional modules (rotation, add round key)
- Need to design state machine which feeds entire state (128 bits) through modules (this will take many cycles, since can only have one of each module)
- No credit will be given if modules are instantiated more than once
- Pipelining can be used to improve performance, but is not necessary for full credit
- Decryption state machine should assert AES ready when decrypted message is ready to transmit back to software