

ECE284 FA25 Final Progress Report

1. Fill the table below. This helps us to understand your current progress status.

Item	Current Status	Status during Poster Presentation	Note
		<div>Complete</div> <div>In Progress</div> <div>Incomplete</div>	
Part1	In Progress	<div>Train model (4-bit)</div> <div>Hardware design</div> <div>Make testbench + verification</div> <div>FPGA synth</div>	Nearly complete. We've struggled with the timing for the testbench design
Part2	In Progress	<div>Train model (2-bit)</div> <div>Hardware design</div> <div>Edit testbench to test all changes</div>	Testbench for Part 2 builds on Part 1, and we were unable to complete it
Part3	In Progress	<div>Hardware design</div> <div>Edit testbench to test all changes</div>	Testbench for Part 3 builds on Part 1, and we were unable to complete it
Alpha 1 (Leaky ReLU)	Complete	<div>Leaky ReLU instead of ReLU to preserve negative gradients and prevent dead neurons</div>	
Alpha 2 (Cosine Annealing LR Scheduler)	Complete	<div>Smooth change in learning rate to improve convergence stability and accuracy</div>	
Alpha 3 (Activation Aware Pruning)	Complete	<div>Pruned based on weight magnitude and average activation magnitudes</div>	
Alpha 4 (Add Layers Before Bottleneck)	Complete	<div>Gradual layer change before and after the 8-channel bottleneck (512->128->32->8->32->128->512)</div>	