


7	the complemented B is alted to it using the addition mode of the character.
и	OUAput
ラ	is output as a 4-6it binary number.
95	Overthow
)	Oval flow may occurre if the stessit exceets 4 bits, indicating an extract in the operation.

- 2 List und explain Memory reference instructions in detail:
- · Memory reference Instruction
- 1. AND 3. LOAD 5. BUN 7. ISZ 2. ADD 4. STA 6. BSA
- = 1. AND CLOGICAL AND):
 - · SYNTUX ! AND operund
 - operation: Performs a bitwise AND operation between the value in a AC and the value stored in the memory location specifical by the operant, and stores the result back into the AC
 - 2 ADD CASHFOOD!
- · Syatax: ADD operund
 - · operation: Adds the value of the operant to the
 - 3 LDH CLOUT ACCUMILATORD!
 - · Syntux! LDA operunt
 - Operation: Locats the value from the monogy location is specified by the operand into the AK

I STA CStorie Accumulators · Syntax: STH operand · operation: Sto ses the value from the Acimto the memory location specified by the openium. BUN (Bounch Unconditionally) · Systua: BUN operum operation: "Tolums Peas control to the memory locution specified by the openand unconditionally BSA CBAUNCH and save Return Address) SYNHUX: BSA o persond · operation: Tymps to the memory location specified by the operand cond sures the Herm address (address of the next instruction) in a Deledefermined location. 7 ISZ (increment and skip it 2000) Syntax: ISZ operunt operation! Increments the value stored in the memory location specified by the operano and strips the reset instruction it the Herry is zoo.

13 Define! microinstruction; Identify different types of 16 6145 instauction footmuts foot busic computed. A Micordinstruction is a low level instruction used by the control 'Unit of 4 CPU to distace the I'm testan of opesturions of the pstocesson. It defines tusks such as telling instructions, decoting, executing a persuations, and minaging dura flow within the CPV. -> Types of 16-bit Installation a. Single operunt Format 4 6/45 fox opcode and 12 bits fox the operund. DPCODE (4-6145) | OPERAND (12 6145) Used for instructions involving a single Operand: such 45 load and storte operations. 6 immediate operand Format 4 bits for opede, 4 bits for openution Specifish, und & bits for immediate operand. 9 OPTODE CUGITS) TOPERATION C4-614S) I IMMEDIATE oposiund C8 + (45)

Svituble for instalktions that Hegyldre immediate data for operations, like immediate usultimetic on logical operations. C Register Register Formul Stegister und 4 bits for destination register. OPCOTECU-bits) ISRC HEGISTEN (U-blts) DEST REAJSTER (4 6/45) Utillized food operations between two negisters such as Aegistea to - slegisted duty frictistest on griffmetic/ logical operations. Brunch Format 4 bits food opcode and 12 bits food the turiget uttess. OP(ODE CY-6/4S) THRAFT ADDRESS (12 6/4S) -Usinge Allows conti -Enables belonching or jumping to a specials memory address based on condition Od control Flow glegy blemonts




The Common bus system includes duty, uddaless, und contain lines, fucilitating communication between terice. 5 Euch device comments to the bus showed Photee-state byffers, emubling them to townsult tata onto the bus when needed. Devices activate their output buffors to laturismit daty onto the bys. Other davices teachivate their output buffers to avoid interpertur with duty defension Bus elabitablin mechanisms defeamine Which device hus priorly recress to the bes in multi-musted systems Bos peceiving devices activate their input by freels to captuale duta from the bus, while others keep their input buffers muchive to powers tudy coglauption,

oops
teyving
set the
o sex)
paeseaving
ith an the first


Comme

To celative
B selative complement
Complements the value of thosen bits in
Deing the summe them Develop and the sum tould be suited
Of 2010, we want to complement the first
Dellalari value 1 1
2) 09/19/19/1 Value 2010 1011 Chit position to complement
4 Tonsout
4 Insert
into sciented bits of 4 world, while keeping other bits. Unchanged.
Congided a Hog R with an inHal Value
Second and thist bits.
2) Ogloginde valle! 2010
Valme to insert: 11
11000
Mask: 0110 gestt: 1110
THE JILL



Within this stuge, the ALU executes various another input operands these operations inclute addition substruction. AND, or the input operands for und comparison operations like equally and includity checks

-Additionally, the ALU handles shift, operations which involves shifting the bits of an operant left OH Hight. These shifts can be agulthmetic on 1061041 The control logic dicoutes which operation the ALU pertorms buset on the instauction being executal It generates control signals to select the apparopailate operation and manages othest components of the ALV. The gesult of the selected opertution is the overple of this stage. This gresult may be stored in a stegisted for lated use on Hotely forward to subsequent stages of the CPU pipline.



Felch phase During Fetch phase, the CPU retrieves the neat installiction from Memory. This phuse involves I Hunglesial the instaution's address forom the PHOGHAM counted to momory Address Registed MAR) fetching the installation forom memory, and forumsterior, It to the instauction regsted CIR) foot further PHECESSING Register Tournsfer for Fetch Phuse 1. PC to MAR Trunsfer The current value stored in the PC, which holds the address of the next instruction to be executed, is Anoms Ferrell to the AR. 2 Register Transfer! AREPC Memory Read operation The CPV initiates a memory read operation Using the address stored in the AR Controls signeds the sent to the memory 4714 to getaleve the instauction stored at the uttoress specialled by the AR

3	Memory Data to IR Tournstea	
つ	Once the instruction is fetched from memory, It is transferred to the IR fore decoting and execution.	
7	The July setablevet from memory is talmsterned from the memory duty his to the installition gregister.	7 7 7 1
-フ	IR (= .m(AR)	The state of
		10
		101
3		1 1 1
		1 1 1 1
		The last
3		1000000
		10

8	State differences between hundwined control unit		
	Hugy Wigled Control Unit	Micropalogorummes control unk	
9	Implemented using combinational logic claruits	Implemented using control memory and a sequences	
3	Changes regulare hurrowave modificultions.	Highty flexible; changes can be made by modifying microphogolums	
7	Less complex design	More complex design due to the need for confrol monogy	
9	Difficult to accommodate changes in the instruction sea.	Eusily accommodates changes in the instruction ser.	
<i>→</i>	Generally Fusters operation as control signals are zenovated directly	Slightly is lower openation one to additional mamony accessess.	

Explain glegister stack and Memory Stack. Register stuck A gregister speck is a speck fully statucture implomented using a set of gragistors in computer's The Hegister stack typically consists of a fixed unmber of registors arranged in a stack-like fushion The top of the stack is steppiesonted by the registed that is currently accessible for read and write operations -> Push opposed Hom. When a value needs to be added to the stuck I't is stoplet in the top stopisted, and the stuck pointed is decremented to the point to the most available register. > POP operution When is seemoved from the stack, the value in the top stepsites is steet, and the stack pointed is ingemented to the next registed.

Memory stack

A memory stack, offn refferred to simply
us a stack, is a data structure used in computer
science for managing dury storage unt and reducible

memory divided into fixed-size slots, each capable of storing a data element.

that the last item pushed onto the stack is the first one to be popped off.


> Pesh operation

when a value needs to be about to the stuck it is placed at the top of stuck cont the stack pointed is incremented to point to the next available memory slot.

> POP openation


The value at the top of stact is 91044, and the stack pointed is Jectomented to point to the noon momons stat.






I Feech > CPU stetationes instauction from memory at the address specified by the progream counter. ensuring the next instruction is available for processing. 2 Decode CPU intertypess the fectichet installation, identify its opcode and any associated operands, preparate. fool execution 3 Execute CPU periforms the operation specified by the decoded instauction, such as logic, on control flow munipulating data or altoring the program's execution puthi 4 Fetch operands In some CPU conchiletures, openiands, required fort the instauction were fetched from mamory ON Nexisters before the execution, phuse begins, oftimizing processing efficiency.

5 Store gasults After executing the instruction some CPUs starle the results, such as computation outcomes Of Uptated July, back into memory of negisters, completing the installation ande. 6 Introupe Hundling The CDU is cupuble of Responding to interrepts, singnows from external devices or settimore regularly immediate affortion. When intograph occupies, the cou suspends its current operation, executing an interrupt hundless to service the interstript cent certagess the caternal arent.



12 What addressing mode mounts 9 Explain any three addressing modes in detail with example. Addressing modes in computer anchitecture exercity to the methods used to specify to the operands of an instruction determing how the cray accesses July from memory ox signishors Different addressing modes provide. flexibility in programming and allow efficient Utilizarion of resources. 1 Immediate Addressing Mode In immorediate addressing mode, the operand is disectly specified within the instauction itself The operand value is constant and embedded digrectly into the instauction. This mode is useful foot operations that lavolves constants on immeditate data. FOR EX MOV AX, #5 ADD BX , #10

2 Register Addressing Mode
In register addressing mode, the openand is specified by referencing a greatest disactly.
The Installation operates on data. Storied in siegisters, avoiding mamony access.
This mode is efficient foot operations that involve tata manipulation within siegisters.
· Fool Ex,
APD AX, BX SVB CX, DX
Direct addressing Mode in Indulate addressing mode, the openant's memory address is directly specified within the instruction the instruction accesses the data stored at the specified memory address. This mode is suftable fort accessing variable or data stored in momeny.
* For Ed/
MOV AX, [5000] +00 13X, [6000]



1 Felch The CPU statelloves the next installation from memory. This involves accessing the memory tocation speculiet by the PC, which holds the uddatess of the next instanction to be executed. The instauction is located into the IR tool terostrag and execution. 2 Decote The CPU interprets the instruction Estated dualing the fetch phase. This involves identifying the opede of instanction and any oponands that are dequired for the openation. the decoded insperiellon perovide's information about the operation that needs to be personmed 3 Execute The chu performs the opened than specifilat by the accorded instruction. This may involve various uctions such as wellthmetic one logic operations, duta munipulation, control flow alterations, or

Intercetion with externu devices.

4 Increment PC the PC is updated to point to the attess of the next installation in sequence. This perepases the CPU to fotch the next installation in the SI 6 sequent literation of the instanction cycle

14 List vagious types of addressing modes and explain each in detail. 1 Immediate Addressing Mode > operands value is directly specified within the installyction Heelt FOR EX. MOV AX, #5 > Sylable fox operations involving constants of Immediate duty 2 Register Addressing Mode -> operands is specialed by deferranchy a negister algerty. 2 FOR EX, ADD AX, BX perovides efficient data manipulation within Algisters. 3 Digect Holdersing Mode · openind's memory address is directly specified within the instruction. FORL EX, MOV AX, [5000]

Ц	Indiffect Hodressing Mode
-)	address from memory flost, then accessing the duta storiet at that address
7	FOR EX, MOV AX, [BX]
->	often used foot Amplementing pointois
5	Indaxed Addressing Mode
7	adding an offset to buse address staged in a register.
ē	FORL EX, MOV XX, [BX+10]
>	commonly used for accessing elements of
6 7	Helative to the cytherat Instanction's address for Ex. JMP Lubel
	Cent jum ps.

15	Compuse and constaute RISC and CISC		
	RISC	CISC	
)	Installed and simplified	complex ant estensive	
1-2	Lowest hustowaste	Com plealty.	
->	Jeep pipeline for concurrent execution.	pipeline due to complex -	
7	Typicully hus langer mymbor of general- purpose registers.	often hus fewed gonesial puripose stagisted.	
7	Relies more on memory accesses for complex operations.	Muy pertorm more operations directly on memory.	
7	Executes instandon quickly interferry	Nuy execute complex Pastauctions morre stowlay	

S (20)