Name: Rishitha Rao

**ID NO.:** 21EL010

Division: 04

Year: 2023-24

Subject: Digital System Design (3EL42)

**Branch:** Electronics (EL)


# Q1. CLOCK DIVIDER

# **VERILOG CODE: -**

```
module Clock_divider(
    input clock_in,
    output reg clock_out
    );
reg[27:0] counter=28'd0;
parameter DIVISOR = 28'd2;
always @(posedge clock_in)
begin
    counter <= counter + 28'd1;
if(counter>=(DIVISOR-1))
    counter <= 28'd0;
    clock_out <= (counter<DIVISOR/2)?1'b1:1'b0;
end
endmodule</pre>
```

```
module tb_clock_divider;
reg clock_in;
wire clock_out;
clock_divider uut (
    .clock_in(clock_in),
    .clock_out(clock_out)
);
initial begin
clock_in = 0;
    forever #10 clock_in = ~clock_in;
end
endmodule
```


#### **RTL SCHEMATIC: -**



```
source clock_divider.tcl -notrace
Command: synth_design -top clock_divider -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11392
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.367 ; gain = 0.000
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [E:/projects dsd/clock_divider 1/clock_divider 1.srcs/sources_1/net
   INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [E:/projects dsd/clock_divider 1/clock_divider 1.srcs/se
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1046.367 ; gain = 0.000
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
      |Cell |Count |
11
      |BUFG |
                  11
12
      |CARRY4 |
                  71
13
      |LUT1 |
                  11
14
      LUT4
                  11
15
      |LUT5 |
                  21
16
      |LUT6 |
                  81
17
      FDRE
                 291
      LIBUF
```

```
13
     |LUT1 |
                 11
|4
    |LUT4 |
15
    |LUT5 |
                21
16
     |LUT6
                 81
            1
17
     FDRE
                 291
18
     |IBUF |
                 11
19
    |OBUF | 1|
Report Instance Areas:
     |Instance |Module |Cells |
            | | 51|
11
    |top
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1046.367 ; gain = 0
```

#### **POWER REPORT: -**




# **Q2. Johnson Counter**


# **VERILOG CODE: -**

```
`timescale lns / lps
module johnson_counter(
     input clk,
     input reset,
     output [3:0] out
     );
     reg [3:0] q;
always @(posedge clk)
begin
if(reset)
    q=4'd0;
    else
  begin
            q[3]<=q[2];
            q[2]<=q[1];
            q[1] \langle = q[0];
            q[0]<=(~q[3]);
  end
  end
    assign out=q;
  ) endmodule
```

```
`timescale lns / lps
module jc_tb;
 reg clk, reset;
 wire [3:0] out;
 johnson_counter dut (.out(out), .reset(reset), .clk(clk));
 always
   #5 clk =~clk;
 initial begin
  reset=1'b1; clk=1'b0;
  #20 reset= 1'b0;
 end
 initial
   $monitor( $time, " clk=%b, out= %b, reset=%b", clk,out,reset);
    #105 $stop;
  end
endmodule
```

### **RTL SCHEMATIC: -**





### **POWER REPORT: -**




### Q3. RING COUNTER


#### **VERILOG CODE: -**

```
ring_counter.v
                                                                                      ? 🗆 🖒 X
E:/projects dsd/RING COUNTER/ring counter.srcs/sources_1/new/ring_counter.v
Ö
        timescale lns / lps
2 🖯
        module ring_counter(
          input Clock,
3
          input Reset,
5
          output [3:0] Count_out
          );
reg [3:0] Count_temp;
always @(posedge(Clock),Reset)
6
7
8 🖨
9 🖯
          begin
10 🖨
              if(Reset == 1'bl) begin
11 🖨
                  Count_temp = 4'b0001;
             else if(Clock == 1'bl) begin
12 🗦
13
14 🗀
                   Count_temp = {Count_temp[2:0],Count_temp[3]}; end
15 🖨
          end
16
           assign Count_out = Count_temp;
17 🖨
         endmodule
18
```

```
module tb ring;
   reg Clock;
    reg Reset;
    wire [3:0] Count out;
    ring_counter uut (
        .Clock (Clock),
        .Reset (Reset),
        .Count_out (Count_out)
    );
    initial Clock = 0;
    always #10 Clock = ~Clock;
    initial begin
        Reset = 1;
        #50;
        Reset = 0;
    end
endmodule
```

#### **RTL SCHEMATIC: -**





#### **POWER REPORT: -**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.069 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 27.0°C

Thermal Margin: 58.0°C (30.6 W)


Effective 9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity




# **Q4. 5 INPUT MAJORITY CIRCUIT**

### **VERILOG CODE: -**

```
module majority_of_five(
    input [4:0] sw,
    output led
    );
assign led = (sw[0] & sw[1] & sw[2]) |
        (sw[0] & sw[1] & sw[3]) |
        (sw[0] & sw[1] & sw[4]) |
        (sw[0] & sw[2] & sw[3]) |
        (sw[0] & sw[2] & sw[4]) |
        (sw[0] & sw[3] & sw[4]) |
        (sw[1] & sw[2] & sw[3]) |
        (sw[1] & sw[2] & sw[4]) |
        (sw[1] & sw[3] & sw[4]) |
        (sw[1] & sw[3] & sw[4]);
endmodule
```

# RTL SCHEMATIC:-



Start Writing Synthesis Report																	
Report BlackBoxes: +-+																	
     1  2  3	Cell Usage ++  Cell  Cou ++  LUT5    IBUF    OBUF	nt   + 1  5  1															
+	Instance A	+															
+  1	Instance +  top +	+ I	++   7														
Finishe	d Writing	Synthesi	s Report	: Time	(s): cpu	ı = 00:0	00:16 ;	elapsed	= 00:00		Memory	(MB):	peak =	: 1018.2	73 ;	gain	= 0.000

# **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.478 W


Design Power Budget: **Not Specified** 

Power Budget Margin: N/A 25.9°C Junction Temperature:

Thermal Margin: 59.1°C (31.2 W)

Effective 9JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



### **Q5.PARITY GENERATOR**

### **VERILOG CODE: -**

```
parity_generator.v
                                                                              ? 🗆 🖰 X
E:/projects dsd/PARITY GENERATOR/PARITY GENERATOR.srcs/sources_1/new/parity_generator.v
٥
       // Additional Comments:
18
19 ;
20 🖨
21
22
23 🖯
      module parity(
24
25
         input x,
         input y,
26
         input z,
27
         output result
28
         );
29 \ or (result, x, y, z);
30
31 🖯
        endmodule
32
```

```
bodule parity_tU

tro An_Ai

why requist

minimal berns

a = 01

y = 02

z = 04

31001

a = 01

y = 11

a = 11

$1002

x = 02

x = 02

x = 03

x = 01

x = 01
```

```
#100;

x = 1;

y = 0;

x = 1;

y = 1;

x = 0;

#100;

x = 1;


y = 1;

z = 1;

#100;

#100;
```


# **RTL SCHEMATIC: -**



#### **SYNTHESIS REPORT:-**

Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:13:45 . Memory (MB): peak = 1014.574 ; gain = 0.000

### **POWER REPORT: -**




# Q6. BINARY TO ONE HOT ENCODER

# **VERILOG CODE: -**


```
module decoder_3_8(a, b, c, out);
  input a,b,c;
  output [7:0] out;
  assign out [0] = (~a&~b&~c);
  assign out [1] = (~a&~b&c);
  assign out [2] = (~a&b&~c);
  assign out [3] = (~a&b&~c);
  assign out [4] = (a&~b&~c);
  assign out [5] = (a&~b&c);
  assign out [6] = (a&b&~c);
  assign out [6] = (a&b&~c);
  assign out [7] = (a&b&c);
```

```
module test_decoder;
reg a, b,c;
wire [7:0] out;
decoder_3_8 DUI(a,b,c,out);
initial
begin
$monitor($time, "a=%b , b=%b , c=%b , out = %b" , a,b,c,out);
a=0 ; b=0 ;c=0 ;
# 100
a=0 ; b=0 ;c=1 ;
#100
a=0 ; b=1 ;c=0 ;
#100
a=1 ; b=1 ;c=1 ;
#100 $finish;
end
endmodule
```

#### **RTL SCHEMATIC:-**



### **SYNTHESIS REPORT: -**



Finished Writing Synthesis Report : Time (s): cpu = 00:00:17; cpu = 00:00:30. Memory (MB): cpu = 1019.449; cpu = 0.000

# **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.393 W
Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 27.6°C


Thermal Margin: 57.4°C (30.3 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity





### Q7. 4-BIT BCD SYNCHRONOUS COUNTER

### **VERILOG CODE: -**

```
Project Summary x 4b_syn_counter.v x
E:/projects.dsd/4-BiT BCD SYNCHRONOUS COUNTER/4-BiT BCD SYNCHRONOUS COUNTER.srcs/sources_1/new/4b_syn_counter.v
Q H . . . X E E X // HE Q
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 : //
21 🖯 module bcd_counter(input clk, reset, output reg [3:0] q);
22 reg [3:0] t;
23 🖯 always 8 (posedge clk) begin
24 🖯 if (reset)
25 Degin
     t <= 4'b0000;
q <= 4'b0000;
26
27
28 @ end
29
    else
30 ⊕ begin
      t \leftarrow t + 1;
31
32  if (t == 4*b1001)
33  begin
34
        t <= 4"b0000;
q <= t;
38 🖨 end
39 🖨 endmodule
```

#### **RTL SCHEMATIC:-**





#### **POWER REPORT: -**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.609 W


Design Power Budget: Not Specified

Power Budget Margin: N/A Junction Temperature: 31.8°C

Thermal Margin: 53.2°C (28.1 W)

Effective 9JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



### **Q8. 4-BIT CARRY LOOKAHEAD ADDER**

## **VERILOG CODE: -**

```
Disput 3:0] a,b;

input 3:0] a,b;

output (3:0) sum;

output (3:0) sum;

output cout;

wire pp,pi,p2,p3,q0,q1,q2,q3,c1,c2,c3,c4;

assign p0=(a[0]^b[0]),

p2=(a[3]^b[1]),

p2=(a[3]^b[1]),

q1=(a[1]ab[1]),

q2=(a[2]ab[2]),

q1=(a[3]ab[3]);

assign c0=oin,

c1=q0*(a[3]ab[3]);

assign c0=oin,

c1=q0*(a[3]ab[3]);

assign c0=oin,

c1=q0*(a[2]ab[3]);

c2=q0*(a[2]ab[3]);

assign c0=oin,

c1=q0*(a[2]ab[3]);

c2=q0*(a[2]ab[3]);

assign c0=oin,

c1=q0*(a[2]ab[3]);

c2=q0*(a[2]ab[3]);

assign c0=oin,

c1=q0*(a[2]ab[3]);

c2=q0*(a[2]ab[3]);

assign c0=oin,


c1=q0*(a[2]ab[3]);


assign c0=oin,

c1=q0*(a[2]ab[3]);
```

```
module TestModule;
reg [3:0] a;
reg [3:0] b;
reg cin;
wire [3:0] sum;
CLA_Adder uut (
.a(a),
.b(b),
.cin(cin),
.sum(sum),
.cout (cout)
initial begin
a = 0;
b = 0;
cin = 0;
#100;
a = 5;
b = 6;
cin = 1;
#100;
end
endmodule
```

#### **RTL SCHEMATIC:-**





#### **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power: 3.003 W Design Power Budget: Not Specified

Power Budget Margin: N/A Junction Temperature: 30.7°C

54.3°C (28.7 W) Thermal Margin:

1.9°C/W Effective 9JA: Power supplied to off-chip devices: 0 W Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



## **Q9.N-BIT COMPARATOR**

# **VERILOG CODE: -**

# **TEST BENCH: -**

end endmodule

```
module tendong:


Trag [200] a, br


wire who, lot, orr

comparent out;

_ tell,
_ tell;
```

#### **RTL SCHEMATIC:-**





# **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power: 1.009 W Design Power Budget: Not Specified

Power Budget Margin: N/A Junction Temperature: 26.9°C

Thermal Margin: 58.1°C (30.7 W)

Effective 3JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



# Q10. SERIAL IN SERIAL OUT SHIFT REGISTER

# **VERILOG CODE: -**

```
module siso_design(input clk,b,output q);
wire w1,w2,w3;
d_ff dutl(.clk(clk),.d(b),.q(wl),.rst());
d_ff dut2(.clk(clk),.d(w1),.q(w2),.rst());
d_ff dut3(.clk(clk),.d(w2),.q(w3),.rst());
d_ff dut4(.clk(clk),.d(w3),.q(q),.rst());
endmodule
// d flip flop
module d_ff (
 input clk,
 input d,
 input rst,
 output reg q);
 always @(posedge clk)
 begin
   if (rst)
     q <= 1'b0;
   else
     q \le d;
```


endmodule


```
// testbench
module siso_tb();
reg clk,b;
wire q;
siso_design uut(.clk(clk),.b(b),.q(q));
9 initial
begin
clk=1'b0;
forever #5clk=~clk;
end
initial
begin
$monitor("clk=%d,b=%d,q=%d",clk,b,q);
initial

  begin

b=1;
#10;
b=1;
 #10;
 b=1;
 #10;
 b=0;
#50;
$finish;
end endmodule
```

# **RTL SCHEMATIC:-**





#### **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.351 W

Design Power Budget: Not Specified


Power Budget Margin: N/A

Junction Temperature: 25.7°C

Thermal Margin: 59.3°C (31.3 W)
Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



# Q11. SERIAL IN PARALLEL OUT SHIFT REGISTER

### **VERILOG CODE: -**

```
To module wips th():

reg clk):

reg clk):


sup shift_pepister_demign unts.clk(clk)..b(b)..g(q)):

sup shift_pepister_demign unts.clk(clk)..b(b)..g(q)):

sup shift_pepister_demign unts.clk(clk)..b(b)..g(q)):

sup clk-bit
c
```

# **RTL SCHEMATIC:-**





#### **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.079 W
Design Power Budget: Not Specified


Power Budget Margin: N/A Junction Temperature:  $27.0^{\circ}$ C

Thermal Margin: 58.0°C (30.6 W)
Effective 9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity




### Q12. PARALLEL IN PARALLEL OUT REGISTER

### **VERILOG CODE: -**


### **TEST BENCH: -**

```
// test bench
module pipo_tb();
 reg clk;
 reg [3:0]b;
 wire [3:0]a;
 pipo_design uut(.clk(clk),.b(b),.a(a));
initial
begin
 clk=0;
 forever #10clk=~clk;
) initial
begin
  #10:
 b=4'b1000;
 #10;
 b=4'b0101;
  #10;
  $display("clk=%d,b=%d,a=%d",clk,b,a);
  #100 $finish;
endmodule
```


# RTL SCHEMATIC:-



#### **SYNTHESIS REPORT:-**



#### **POWER REPORT: -**



# Q13. PARALLEL IN SERIAL OUT REGISTER

### **VERILOG CODE: -**

```
and Shift register FISO(Clk, Farallel_In, load, Serial_Out);
import (Ik, load;
import (Ik, load;
import [3:0]Farallel_In;
import reg Serial_Out;
eeg [3:0]Tapp;

always Shoesdaye Clk;
begin
if load;

tap(-Parallel_In;
else

Degin
Serial_Outs=tmp[3];

tap(-(tmp[2:0], 1'b0);
end
ind
index output


and ded
index output

send
index output
```


### **TEST BENCH: -**

```
module Shiftregister_PISO_tb();
reg [3:0]Parallel_in
reg Clk, load;
wire Serial out;
piso_design dut(Clk,load,Parallel_in,Serial_out);
initial begin
Clk=1'b0;
forever #5 Clk=~Clk;
end
initial begin
load=0;b=4'b0101;
#20 load=1;
#20 load=1;
#10 load=0;
#10 load=0;
#100 $finish;
end
endmodule
```

### **RTL SCHEMATIC:-**



### **SYNTHESIS REPORT: -**



Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1015.211 ; gain = 0.000

### **POWER REPORT:-**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:

Design Power Budget: Not Specified

0.173 W

Power Budget Margin: N/A

Junction Temperature: 25.3°C


Thermal Margin: 59.7°C (31.5 W)

Effective  $\vartheta$ JA: 1.9°C/W Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity




### Q14. BIDIRECTION SHIFT REGISTER

#### **VERILOG CODE: -**


#### **TEST BENCH: -**

```
module tb_sr;
  parameter MSB = 16;
   reg data;
  reg clk;
  reg en;
  reg dir;
   reg rstn;
  wire [MSB-1:0] out;
  shift_reg #(MSB) sr0 ( .d (data),
                            .clk (clk),
                            .en (en),
                            .dir (dir),
                            .rstn (rstn),
                            .out (out));
   always #10 clk = ~clk;
   initial begin
     clk <= 0;
     en <= 0;
     dir <= 0;
     rstn <= 0;
     data <= 'hl;
   end
   initial begin
     rstn <= 0;
      #20 rstn <= 1;
         en <= 1;
     repeat (7) @ (posedge clk)
        data <= ~data;
     #10 dir <= 1;
     repeat (7) @ (posedge clk)
        data <= ~data;
     repeat (7) @ (posedge clk);
     $finish;
  end
endmodule
```


### **RTL SCHEMATIC:-**



### **SYNTHESIS REPORT: -**



### **POWER REPORT:-**



# Q15. PRBS SEQUENCE GENERATOR


# **VERILOG CODE: -**

```
imput clk, reset;
input clk, reset;
output rend;
wire rand;
reg [3:0] temp;
always 0 (posedge reset) begin
temp <= 6'hf;
end
always 0 (posedge clk) begin
if (-reset) begin
temp <= (temp[0]*temp[1],temp[3],temp[1]);
end
end
assign rand = temp[0];
endmodule</pre>
```

# **TEST BENCH: -**

```
module pbrs_tb;
 reg clk, reset;
 wire rand;
 prbs pr (rand, clk, reset);
j initial begin
forever begin
  clk <= 0;
 #5
 clk <= 1;
  #5
 clk <= 0;
end
end
initial begin
 reset = 1;
  #12
  reset = 0;
 #90
 reset = 1;
  #12
 reset = 0;
end endmodule
```

### **RTL SCHEMATIC:-**



### **SYNTHESIS REPORT: -**



### **POWER REPORT:-**

#### Summary



# Q16 & 17. 8-BIT ADDER/SUBTRACTOR


#### **VERILOG CODE: -**

```
module par_sub(a,b,cin,diff,bout);
 input [7:0] a;
  input [7:0] b;
  input cin;
  output reg [7:0] diff;
  output reg bout;
  reg [8:0] c;
 integer i;
always @ (a or b or cin)
) begin
 c[0]=cin;
) if (cin == 0) begin
for ( i=0; i<8 ; i=i+1)
) begin
 diff[i] = a[i]^b[i]^c[i];
 c[i+1] = (a[i] &b[i]) | (a[i] &c[i]) | (b[i] &c[i]);
) end
else if (cin == 1) begin
for ( i=0; i<8 ; i=i+1)
begin
 diff[i]= a[i]^(~ b[i])^c[i];
 c[i+1]=(a[i]&(\sim b[i]))|(a[i]&c[i])|((\sim b[i])&c[i]);
) end
  bout=c[8];
) end
) endmodule
```


#### **TEST BENCH: -**

```
module par_sub_tb
reg [7:0] a;
reg [7:0] b;
reg cin;
wire [7:0] diff;
wire bout;
par_sub_uut (.a(a),.b(b),.cin(cin),.diff(diff),.bout(bout) );
initial begin
#10 a=8'b000000001;b=8'b00000001;cin=1'b0;
#10 a=8'b000000001;b=8'b000000001;cin=1'b1;
#10 a=8'b000000010;b=8'b000000011;cin=1'b0;
#10 a=8'b10000001;b=8'b10000001;cin=1'b0;
#10 a=8'b00011001;b=8'b00110001;cin=1'b0;
#10 a=8'b000000011;b=8'b000000011;cin=1'b1;
#10 a=8'b111111111;b=8'b00000001;cin=1'b0;
#10 a=8'b111111111;b=8'b00000000;cin=1'b1;
#10 a=8'b111111111;b=8'b111111111;cin=1'b0;
#10 $stop;
end
endmodule
```

### **RTL SCHEMATIC: -**



### **SYNTHESIS REPORT: -**



### **POWER REPORT: -**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 5.862 W
Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 36.0°C


Thermal Margin: 49.0°C (25.8 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



# Q18. 4BIT MULTIPLIER

### **VERILOG CODE: -**

```
'timescale lns / lps
module HA(sout,cout,a,b);
   output sout, cout;
   input a,b;
   assign sout=a^b;
    assign cout=(a&b);
endmodule
                                                        x16,x17;
module FA(sout,cout,a,b,cin);
   output sout, cout;
                                                        );
    input a,b,cin;
    assign sout=(a^b^cin);
    assign cout=((asb)|(ascin)|(bscin));
endmodule
    FA FA5(x14,x16,x4,(inpl[2]&inp2[1]),x15);
    FA FA4(x13,x17,x6,(inpl[2]&inp2[2]),x16);
FA FA3(x9,x8,x7,(inpl[2]&inp2[3]),x17);
    HA HA4(product[3],x12,x14,(inpl[3]&inp2[0]));
    FA FA8(product[4], x11, x13, (inpl[3]&inp2[1]), x12);
    FA FA7(product[5],x10,x9,(inpl[3]&inp2[2]),x11);
    FA FA6(product[6],product[7],x8,(inpl[3]&inp2[3]),x10);
) endmodule


   module HA(sout,cout,a,b);

    output sout, cout;
   input a,b;
   assign sout=a^b;
   assign cout=(a&b);
endmodule
```


# **TEST BENCH:-**

```
module tb;
    reg [3:0]inpl;
    reg [3:0]inp2;
    wire [7:0]product;
    multiplier_4_x_4 uut(.inpl(inpl),.inp2(inp2),.product(product));
)
    initial
    begin
       inpl=10;
       inp2=12;
       #30 ;
       inpl=13;
       inp2=12;
       #30 ;
       inpl=10;
       inp2=22;
       #30 ;
       inpl=11;
       inp2=22;
       #30 ;
       inpl=12;
       inp2=15;
       #30 ;
       $finish;
     end
endmodule
```

# **RTL SCHEMATIC:-**



### **SYNTHESIS REPORT: -**



### **POWER REPORT:-**

#### Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 4.18 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 32.9°C

Thermal Margin: 52.1°C (27.5 W)

Effective 3JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



## Q19. FIXED POINT DIVISION

#### **VERILOG CODE: -**

```
initial reg_quotient = 0;
initial reg_working_dividend = 0;
initial reg_working_divisor = 0;
initial reg_count = 0;
assign o_quotient_out[N-2:0] = reg_quotient[N-2:0];
assign o_quotient_out[N-1] = reg_sign;
assign o_complete = reg_done;
assign o_overflow = reg_overflow;
always 8( posedge i_clk ) begin
    if( reg_done && i_start ) begin
        reg_done <= 1'b0;
         reg_count <= N+Q-1;</pre>
         reg_working_quotient <= 0;</pre>
         reg_working_dividend <= 0;</pre>
         reg_working_divisor <= 0;
         reg_overflow <= 1'b0;</pre>
         reg\_working\_dividend[N+Q-2:Q] \ \leftarrow \ i\_dividend[N-2:0];
         \label{eq:condition} \texttt{reg\_working\_divisor[2*N+Q-3:N+Q-1]} \ \leftarrow \ \texttt{i\_divisor[N-2:0]};
         reg_sign <= i_dividend[N-1] ^ i_divisor[N-1];</pre>
    else if(!reg_done) begin
         reg_working_divisor <= reg_working_divisor >> 1;
         reg_count <= reg_count - 1;</pre>
         // If the dividend is greater than the divisor
         if(reg_working_dividend >= reg_working_divisor) begin
            reg_working_quotient[reg_count] <= 1'bl;</pre>
             reg_working_dividend <= reg_working_dividend - reg_working_divisor;</pre>
```


```
//stop condition
if(reg_count == 0) begin
    reg_done <= 1'bl;
    reg_quotient <= reg_working_quotient;
    if (reg_working_quotient[2*N+Q-3:N]>0)
        reg_overflow <= 1'bl;
        end
else
    reg_count <= reg_count - 1;
end
end
end
endmodule</pre>
```

### **TEST BENCH: -**


```
module Test_Div;
        // Inputs
       reg [31:0] i_dividend;
       reg [31:0] i_divisor;
       reg i_start;
       reg i_clk;
       // Outputs
       wire [31:0] o_quotient_out;
       wire o_complete;
       wire o_overflow;
        // Instantiate the Unit Under Test (UUT)
       qdiv uut (
           .i_dividend(i_dividend),
           .i_divisor(i_divisor),
           .i_start(i_start),
           .i_clk(i_clk),
           .o_quotient_out(o_quotient_out),
           .o_complete(o_complete),
           .o_overflow(o_overflow)
       reg [10:0] count;
       initial begin
           // Initialize Inputs
0000
           i dividend = 1;
           i_divisor = 1;
           i_start = 0;
           i_{clk} = 0;
           count <= 0;
```

```
// Wait 100 ns for global reset to finish
        #100;
        // Add stimulus here
        forever #2 i_clk = ~i_clk;
    end
        always @(posedge i_clk) begin
            if (count == 47) begin
                count <= 0;
                i_start <= 1'bl;</pre>
                end
            else begin
                count <= count + 1;</pre>
                i_start <= 1'b0;
                end
            end
        always @(count) begin
            if (count == 47) begin
                 if ( i_divisor > 32'hlFFFFFFF ) begin
                    i_divisor <= 1;
                    i_dividend = (i_dividend << 1) + 3;</pre>
                    end
                    i_divisor = (i_divisor << 1) + 1;</pre>
                 end
            end
    always @(posedge o_complete)
        $display ("%b,%b,%b, %b", i_dividend, i_divisor, o_quotient_out, o_overflow);
endmodule
```

### **RTL SCHEMATIC: -**



#### **SYNTHESIS REPORT:-**



#### **POWER REPORT: -**




### **VERILOG CODE: -**

```
module jk_flip_flop_master_slave(Q, Qn, C, J, K, RESETn);
     output Q;
     output Qn;
     input C;
     input J;
     input K;
     input RESETn;
     wire MQ;
     wire MQn;
     wire Cn;
     wire J1;
     wire Kl;
     wire J2;
     wire K2:
     assign J2 = !RESETn ? 0 : J1;
     assign K2 = !RESETn ? 1 : K1;
     and(J1, J, Qn);
     and (K1, K, Q);
     not(Cn, C);
     sr_latch_gated master(MQ, MQn, C, J2, K2);
     sr_latch_gated slave(Q, Qn, Cn, MQ, MQn);
endmodule
module sr_latch_gated(Q, Qn, G, S, R);
    output Q;
    output Qn;
    input G;
    input S;
    input R;
    wire S1;
    wire R1;
    and (S1, G, S);
    and (R1, G, R);
    nor(Qn, S1, Q);
    nor(Q, R1, Qn);
endmodule
```


#### **TEST BENCH:-**

```
module JK_ff_tb;
 reg C, J, K, RESETn;
 wire Q;
 wire Qn;
  jk_flip_flop_master_slave \ jkflipflop( \ .C(C), \ .RESETn(RESETn), \ .J(J), \ .K(K), \ .Q(Q), \ .Qn(Qn) \ ); \\
) initial begin
   $dumpfile("dump.vcd"); $dumpvars;
 $monitor(C, J, K, Q, Qn, RESETn);
 J = 1'b0;
 K = 1'b0;
 RESETn = 1;
 C=1;
 #10
 RESETn=0;
 J=1'b1;
 K=1'b0;
 #100
 RESETn=0;
 J=1'b0;
 K=1'b1;
 #100
 RESETn=0;
 J=1'b1;
 K=1'b1;
 #100
 RESETn=0;
  #100
  RESETn=0;
  J=1'b1;
  K=1'b1;
  #100
  RESETn=0;
  J=1'b0;
  K=1'b0;
  #100
  RESETn=1;
  J=1'b1;
  K=1'b0;
end
 always #25 C <= ~C;
endmodule
```

#### **RTL SCHEMATIC:-**



# **SYNTHESIS REPORT: -**



### **POWER REPORT:-**

#### Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.413 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 27.7°C

Thermal Margin: 57.3°C (30.2 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



### Q21. POSITIVE EDGE DETECTOR


### **VERILOG CODE: -**

```
module pos_edge_detect(clk,nrst,din,dout);
input clk;
input nrst;
input din;
output dout;
reg d_ff;
always @(posedge clk or negedge nrst)
if(!nrst)
d_ff<=1'b0;
else
d_ff<=din;
end
assign dout=din&&(d_ff^din);
endmodule
module d_ff(D,C,a);
input D;
input C;
output a;
reg a;
always @(posedge C)
begin
a <= D;
endmodule
```


### **TEST BENCH:-**

```
module tb;
     reg nrst;
     reg clk;
     reg din;
     wire dout;
     pos_edge_det ped0 ( .nrst(nrst),
                         .clk(clk),
                         .din(din),.dout(dout));
     always #5 clk = ~clk;
     initial begin
         clk <= 0;
  nrst <= 0;
         #15 nrst<= 1;
         #20 nrst<= 0;
         #15 nrst<= 1;
         #10 nrst <= 0;
         #20 $finish;
    end
    initial begin
        $dumpvars;
      $dumpfile("dump.vcd");
end end
```

### **RTL SCHEMATIC:-**



### **SYNTHESIS REPORT: -**



#### **POWER REPORT:-**

#### Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.339 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 25.6°C

Thermal Margin: 59.4°C (31.3 W)


Effective \$JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity




### **VERILOG CODE: -**

```
module bcd_adder(a,b,carry_in,sum,carry);
     input [3:0] a,b;
     input carry_in;
     output [3:0] sum;
     output carry;
     reg [4:0] sum_temp;
     reg [3:0] sum;
     reg carry;
9
     always @(a,b,carry_in)
9
    begin
         sum_temp = a+b+carry_in;
         if(sum_temp > 9) begin
             sum_temp = sum_temp+6;
             carry = 1;
             sum = sum_temp[3:0]; end
Ć
         else begin
            carry = 0;
             sum = sum_temp[3:0];
         end
Ð
     end
) endmodule
```


#### **TEST BENCH:-**

```
module tb bcdadder;
     reg [3:0] a;
     reg [3:0] b;
     reg carry_in;
     wire [3:0] sum;
     wire carry;
     bcd adder uut (
         .a(a),
         .b(b),
         .carry_in(carry_in),
         .sum(sum),
         .carry(carry)
     );
     initial begin
         a = 0; b = 0; carry_in = 0;
                                       #100;
         a = 6; b = 9; carry_in = 0;
                                       #100;
         a = 3; b = 3; carry_in = 1;
                                        #100;
                                       #100;
         a = 4; b = 5; carry_in = 0;
         a = 8; b = 2; carry_in = 0;
                                       #100;
         a = 9; b = 9; carry_in = 1;
                                        #100;
     end
) endmodule
```


#### **RTL SCHEMATIC: -**



### **SYNTHESIS REPORT: -**



#### **POWER REPORT: -**



# **Q23.** 4-BIT CARRY SELECT ADDER

### **VERILOG CODE: -**

```
module carry select adder
          ( input [3:0] A,B,
              input cin,
              output [3:0] S,
              output cout
  wire [3:0] temp0, temp1, carry0, carry1;
  fulladder fa00(A[0],B[0],1'b0,temp0[0],carry0[0]);
  fulladder fa01(A[1],B[1],carry0[0],temp0[1],carry0[1]);
  fulladder fa02(A[2],B[2],carry0[1],temp0[2],carry0[2]);
  fulladder fa03(A[3],B[3],carry0[2],temp0[3],carry0[3]);
  fulladder fal0(A[0],B[0],1'bl,templ[0],carryl[0]);
  fulladder fall(A[1],B[1],carryl[0],templ[1],carryl[1]);
  fulladder fal2(A[2],B[2],carryl[1],templ[2],carryl[2]);
  fulladder fal3(A[3],B[3],carryl[2],templ[3],carryl[3]);
  multiplexer2 mux_carry(carry0[3],carry1[3],cin,cout);
  multiplexer2 mux_sum0(temp0[0],temp1[0],cin,S[0]);
  multiplexer2 mux_suml(temp0[1],temp1[1],cin,S[1]);
  multiplexer2 mux_sum2(temp0[2],temp1[2],cin,S[2]);
  multiplexer2 mux_sum3(temp0[3],temp1[3],cin,S[3]);
) endmodule
```

```
module fulladder
         ( input a,b,cin,
             output sum, carry
 assign sum = a ^ b ^ cin;
  assign carry = (a & b) | (cin & b) | (a & cin);
) endmodule


    module multiplexer2

         ( input i0,i1,sel,
            output reg bitout
            );
always@(i0,i1,sel)
begin
) if(sel == 0)
     bitout = i0;
 else
bitout = il;
end)
) endmodule
```


# **TEST BENCH: -**

```
) module tb_adder;
     reg [3:0] A;
     reg [3:0] B;
     reg cin;
     wire [3:0] S;
     wire cout;
     integer i, j, error;
     carry_select_adder uut (
        .A(A),
         .B(B),
         .cin(cin),
         .S(S),
         .cout(cout)
     );
initial begin
         A = 0;
        B = 0;
        error = 0;
        cin = 0;
    for(i=0;i<16;i=i+1) begin
            for(j=0;j<16;j=j+1) begin
                 A = i;
                  B = j;
                 #10;
                 if({cout,S} != (i+j))
```

# **RTL SCHEMATIC: -**




# **SYNTHESIS REPORT: -**



# **POWER REPORT: -**

Summary



Total On-Chip Power: 3.058 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 30.8°C

Thermal Margin: 54.2°C (28.6 W)
Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity

Confidence level:

# **Q24.** MOORE FSM 1010 SEQUENCE DETECTOR

# **VERILOG CODE: -**


```
module morfsmolp(din, reset, clk, y);
input din;
input clk;
input reset;
output reg y;
reg [2:0] cst, nst;
parameter S0 = 3'b000,
         S1 = 3'b001,
         52 = 3'b010,
         S3 = 3'b100,
           S4 = 3'b101;
always @(cst or din)
begin
case (cst)
  S0: if (din == 1'b1)
         begin
        nst = S1;
         y=1'b0;
         end
     else nst = cst;
   S1: if (din == 1'b0)
         begin
       nst = S2;
         y=1'b0;
         end
         begin
         nst = cst;
         y=1'b0;
         end
  S2: if (din == 1'bl)
         begin
        nst = S3;
         y=1'b0;
```

```
S3: if (din == 1'b0)
         begin
        nst = S4;
         y=1'b0;
          end
       else
         begin
         nst = S1;
         y=1'b0;
         end
S4: if (din == 1'b0)
         begin
        nst = S1;
         y=1'b1;
         end
         else
         begin
         nst = S3;
         y=1'b1;
         end
  default: nst = S0;
 endcase
end
always@(posedge clk)
begin
         if (reset)
         cst <= S0;
         else
           cst <= nst;
end
endmodule
```


### **TEST BENCH:-**

```
module morfsmolp tb;
reg din,clk,reset;
wire y;
morfsmolp ml(din, reset, clk, y);
initial
begin
reset=0
             ;clk=0;din=0;
$monitor($time, , , "c=%b", clk,, "y=%b", y,, "r=%b", reset,, "d=%b", din);
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=0;
end
always
#5 clk=~clk;
initial
#100 $finish ;
endmodule
```

# **RTL SCHEMATIC: -**



### **SYNTHESIS REPORT:-**



### **POWER REPORT: -**

### Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

0.172 W

Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.3°C

Thermal Margin: 59.7°C (31.5 W)
Effective \$JA: 1.9°C/W


Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

Total On-Chip Power:



# **VERILOG CODE: -**

```
module mux_4_1(
    input [1:0] sel,
    input i0,il,i2,i3,
    output reg y);

always @(*) begin
    case(sel)
        2'h0: y = i0;
        2'h1: y = i1;
        2'h2: y = i2;
        2'h3: y = i3;
        default: $display("Invalid sel input");
    endcase
    end
endmodule
```


# **TEST BENCH: -**

```
module tb;
  reg [1:0] sel;
  reg i0,i1,i2,i3;
  wire y;


  mux_example mux(sel, i0, i1, i2, i3, y);

initial begin
  $monitor("sel = %b -> i3 = %0b, i2 = %0b ,i1 = %0b, i0 = %0b -> y = %0b", sel,i3,i2,i1,i0, y);
  {i3,i2,i1,i0} = 4'h5;
  repeat(6) begin
    sel = $random;
    #5;
  end
end
end
end
end
```

# **RTL SCHEMATIC:-**



# **SYNTHESIS REPORT: -**



### **POWER REPORT:-**

#### Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.544 W Design Power Budget: **Not Specified** Power Budget Margin: N/A Junction Temperature: 26.0°C 59.0°C (31.1 W) Thermal Margin: 1.9°C/W Effective 9JA: Power supplied to off-chip devices: 0 W Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity

