


Lab 3 SDRAM 控制

銘傳大學電腦與通訊工程學系

陳慶逸


一、背景知識

1. 如下例所示，本次實驗中我們將在SOPC Builder中加入SDRAM 介面到Nios II system之中。



2. The SDRAM Interface

由圖可知，除了 SDRAM 所需要的 clock，SDRAM controller 可提供所有的訊號，而 SOPC Builder 已經提供了 SDRAM controller，所以我們唯一要操心的只剩下 clock 問題。



3. Using the SOPC Builder to Generate the Nios II System

1. SDRAM Controller

SDRAM Controller - sdram_0

SDRAM Controller

Parameter Settings

Memory Profile > Timing

Presets: Custom

Data width

Bits: 16

Architecture

Chip select: 1 Banks: 4

Address widths

Row: 12 Column: 8

Share pins via tristate bridge

☐ Controller shares dq/dqm/addr I/O pins

Tristate bridge selection:

Generic memory model (simulation only)

☒ Include a functional memory model in the system testbench



Memory size = 8 MBytes
4194304 x 16
64 MBits

Cancel < Back Next > Finish

2. PLL

二、硬體設計(Nios II Hardware Development)

1. Create New Project (nios2_sdram)



2. Using the SOPC Builder to Generate the Nios II System..

2-1 Choose SOPC Builder (Tools menu), SOPC Builder displays the Create New System dialog box.




Fig.3 Type **DE0_SOPC** in the System Name field.

2-2 Under Altera SOPC Builder Components category, select **Nios II Processor**.




Fig. 4 Nios II Processor





Fig. 5 Click the **JTAG Debug Module** tab and choose the “Level 1” debugging level.


2-3 Select **JTAG UART** under the **Altera SOPC Builder** > **Interface Protocols** > **Serial** category. Add JTAG_UART.



Add JTAG UART


2-4 Select **PIO (Parallel I/O)** under the **Altera SOPC Builder** > **Peripherals** >

Microcontroller Peripherals category. Add Output PIO. Right-click **pio** and select Rename. Type **led_pio** and press Enter.




Add Output PIO (Rename “led_pio”)

Add Input PIO. Right-click **pio** and select Rename. Type **sw_pio** and press Enter.



Add Input PIO (Rename “sw_pio”)



2-5 Select **SDRAM** under the **Altera SOPC Builder > Memory and Memory Controllers category > SDRAM> SDRAM Controller**.




Fig.6 Add SDRAM Controller

2-6 Modify the Reset Vector & Exception Vector of the NIOS II Processor.






Fig.7 Modify the Reset Vector & Exception Vector

註：若發生位址衝突的錯誤訊息，可執行 System > Auto-Assign Base Address




2-7 Select ALTPLL under the Altera SOPC Builder > PLL > Avalon ALTPLL.



2-7-1 Select the frequency of the inclock0 input.



2-7-2 Optional inputs



2-7-3 Clock Tap Settings (Clock phase shift: -3ns)



2-8 Click the **Generate** tab. The system generation process begins. The generation process can take several minutes. When it completes, the System Generation tab displays a message "**SUCCESS: SYSTEM GENERATION COMPLETED**".





Fig. 13 Click Generate



3. Integration of the Nios II System into the Quartus II Project

3-1 Adding the Quartus II Symbol to the BDF:

3-1-1 File>New>Block Diagram/Schematic File




Fig.14 File>New>Block Diagram/Schematic File

3-1-2 Select Project >DE2_SOPC. The Symbol dialog box displays the DE0_SOPC symbol. Click OK.






Fig.15 Add DE0_SOPC symbol

3-1-3 Right-click **DE0_SOPC** symbol and select “Generate pins for Symbol ports”:



3-1-4 Rename Symbol ports:




Fig.17 Rename Symbol ports

3-2 Compiler the Design.

4. Pin Assignments & Download

4-1 Choose **Assignments > Import Assignments**




Fig.20 Specify assignment source

4-2 Modify the pin assignments of DRAM_BA[1..0] & DRAM_DQM[1..0]

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
DRAM_ADDR[1]	Output	PIN_A3	8	B8_N1	3.3-V LVTTTL	
DRAM_ADDR[0]	Output	PIN_C4	8	B8_N1	3.3-V LVTTTL	
DRAM_BA[1]	Output				2.5 V (default)	
DRAM_BA[0]	Output				2.5 V (default)	
DRAM_CAS_N	Output	PIN_G8	8		3.3-V LVTTTL	
DRAM_CKE	Output	PIN_E6	8		3.3-V LVTTTL	
DRAM_CLK	Output	PIN_E5	8		3.3-V LVTTTL	
DRAM_CS_N	Output	PIN_G7	8		3.3-V LVTTTL	
DRAM_DQ[15]	Bidir	PIN_F10	8		3.3-V LVTTTL	
DRAM_DQ[14]	Bidir	PIN_E10	8		3.3-V LVTTTL	
DRAM_DQ[13]	Bidir	PIN_A10	8		3.3-V LVTTTL	
DRAM_DQ[12]	Bidir	PIN_B10	8		3.3-V LVTTTL	
DRAM_DQ[11]	Bidir	PIN_C10	8		3.3-V LVTTTL	
DRAM_DQ[10]	Bidir	PIN_A9	8		3.3-V LVTTTL	
DRAM_DQ[9]	Bidir	PIN_B9	8		3.3-V LVTTTL	
DRAM_DQ[8]	Bidir	PIN_A8	8		3.3-V LVTTTL	
DRAM_DQ[7]	Bidir	PIN_F8	8		3.3-V LVTTTL	
DRAM_DQ[6]	Bidir	PIN_H9	8		3.3-V LVTTTL	
DRAM_DQ[5]	Bidir	PIN_G9	8		3.3-V LVTTTL	
DRAM_DQ[4]	Bidir	PIN_F9	8		3.3-V LVTTTL	
DRAM_DQ[3]	Bidir	PIN_E9	8		3.3-V LVTTTL	
DRAM_DQ[2]	Bidir	PIN_H10	8		3.3-V LVTTTL	
DRAM_DQ[1]	Bidir	PIN_G10	8		3.3-V LVTTTL	
DRAM_DQ[0]	Bidir	PIN_D10	8		3.3-V LVTTTL	
DRAM_DQM[1]	Output				3.3-V LVTTTL	
DRAM_DQM[0]	Output				3.3-V LVTTTL	
DRAM_RAS_N	Output	PIN_F7	8	B8_N1	3.3-V LVTTTL	
DRAM_WE_N	Output	PIN_D6	8	B8_N1	3.3-V LVTTTL	

Assignment pins:
DRAM_BA[1] -> PIN_A4
DRAM_BA[0] -> PIN_B5

Assignment pins:
DRAM_DQM[1] -> PIN_B8
DRAM_DQM[0] -> PIN_E7


DRAM_ADDR[3]	Output	PIN_C3	8	B8_N1	3.3-V LVTTTL
DRAM_ADDR[2]	Output	PIN_B3	8	B8_N1	3.3-V LVTTTL
DRAM_ADDR[1]	Output	PIN_A3	8	B8_N1	3.3-V LVTTTL
DRAM_ADDR[0]	Output	PIN_C4	8	B8_N1	3.3-V LVTTTL
DRAM_BA[1]	Output	PIN_A1	8	B8_N1	3.3-V LVTTTL
DRAM_BA[0]	Output	PIN_A0	8	B8_N1	3.3-V LVTTTL
DRAM_CAS_N	Output	PIN_C6	8	B8_N1	3.3-V LVTTTL
DRAM_CKE	Output	PIN_E6	8	B8_N1	3.3-V LVTTTL
DRAM_CLK	Output	PIN_E5	8	B8_N1	3.3-V LVTTTL
DRAM_CS_N	Output	PIN_G7	8	B8_N1	3.3-V LVTTTL
DRAM_DQ[15]	Bidir	PIN_F10	8	B8_N1	3.3-V LVTTTL
DRAM_DQ[14]	Bidir	PIN_E10	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[13]	Bidir	PIN_A10	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[12]	Bidir	PIN_B10	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[11]	Bidir	PIN_C10	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[10]	Bidir	PIN_A9	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[9]	Bidir	PIN_B9	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[8]	Bidir	PIN_A8	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[7]	Bidir	PIN_F8	8	B8_N1	3.3-V LVTTTL
DRAM_DQ[6]	Bidir	PIN_H9	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[5]	Bidir	PIN_G9	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[4]	Bidir	PIN_F9	8	B8_N1	3.3-V LVTTTL
DRAM_DQ[3]	Bidir	PIN_E9	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[2]	Bidir	PIN_H10	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[1]	Bidir	PIN_G10	8	B8_N0	3.3-V LVTTTL
DRAM_DQ[0]	Bidir	PIN_D10	8	B8_N0	3.3-V LVTTTL
DRAM_DQM[1]	Output	PIN_D1	8	B8_N1	3.3-V LVTTTL
DRAM_DQM[0]	Output	PIN_D0	8	B8_N1	3.3-V LVTTTL
DRAM_RAS_N	Output	PIN_D7	8	B8_N1	3.3-V LVTTTL
DRAM_WE_N	Output	PIN_D6	8	B8_N1	3.3-V LVTTTL

HEX3_D[3]	Unknown	PIN_B10	8	B7_N0	3.3-V LVTTTL
HEX3_D[2]	Unknown	PIN_B9	8	B7_N0	3.3-V LVTTTL
HEX3_D[1]	Unknown	PIN_B8	8	B7_N0	3.3-V LVTTTL
HEX3_D[0]	Unknown	PIN_B7	8	B7_N0	3.3-V LVTTTL
HEX3_DP	Unknown	PIN_B6	8	B7_N0	3.3-V LVTTTL
DRAM_BA_0	Unknown	PIN_B5	8	B8_N1	3.3-V LVTTTL
DRAM_BA_1	Unknown	PIN_A4	8	B8_N1	3.3-V LVTTTL
DRAM_LDQM	Unknown	PIN_E7	8	B8_N1	3.3-V LVTTTL
DRAM_UDQM	Unknown	PIN_B8	8	B8_N0	3.3-V LVTTTL
CLOCK_50_2	Unknown	PIN_B12	7	B7_N1	3.3-V LVTTTL
DRAM_ADDR[12]	Unknown	PIN_C8	8	B8_N0	3.3-V LVTTTL
<<new node>>					


4-3 Compiler the design.

4-3-1 Select Assignments > Device > Device and Pin Options

(在 Quartus II 編譯 project 前，先選擇【Assignments】/【Device】開啟 Settings 視窗以進行 Unused Pins 的設定，並將未使用的腳位都設定為高阻抗輸入。)



Setting Unused Pins



Setting Dual-Purpose Pins

4-3-2 Start Compilation




Fig.21 Compiler the design

4-3-3 download the hardware





Fig.22 download the hardware


三、軟體設計


1. Create a New Nios II IDE Project

1-1 Choose **File** > **switch workspace**，設定工作空間於專案下





1-2 Choose **File** > **New** > **Nios C/C++ Application**. The first page of New Project wizard opens.





1-3 Right-click and select Select “**System Library Properties**”:



1-4 hello_world.c




Fig.25 hello_world.c

```
#include "system.h"
#include <io.h>

int main() {
    while(1) {


        int i = IORD(SW_PIO_BASE, 0);
        int j = 0;

        IOWR(SDRAM_0_BASE, 0, i);
        j = IORD(SDRAM_0_BASE, 0);


        IOWR(LED_PIO_BASE, 0, j);

    }
    return 0;
}
```


1-5 Build Project




1-6 Run As > Nios II Hardware




新版 Nios II 軟體的使用


1. Create a New Nios II EDS

1-1 接受預設之 Workspace，無需再更改。




1-2 按滑鼠右鍵，Choose **New >Nios II Application and BSP from Template**.





測試 Hello world.c



1-3 修改 hello_world.c 程式內容




Fig.25 hello_world.c

```
#include "system.h"
#include <io.h>

int main() {
    while(1) {

        int i = IORD(SW_PIO_BASE, 0);
        int j = 0;


        IOWR(SDRAM_0_BASE, 0, i);
        j = IORD(SDRAM_0_BASE, 0);

        IOWR(LED_PIO_BASE, 0, j);

    }
    return 0;
}
```

1-5 Build Project

1-6 Run As > Nios II Hardware



四、結論與探討


隨堂練習一：

1. 試以 printf 及 scanf 等敘述設計一個程式，首先在 console 上顯示 “input a number: (0->255)”，然後抓回使用者所輸入的數值，最後將值顯示在 LED 上。

```
#include <stdio.h>
#include <system.h>
#include <io.h>

int main(void)
{ int data;

  while(1)
  { printf("Input a number : ( 0 -> 255 )\n");
    scanf("%d",&data);
    IOWR( ?????? ); }
  return 0;
}
```



2. 利用一個 switch statement 讓使用者輸入選擇，來模擬一個簡單的選擇目錄，以執行兩個數字的相加、加減和加乘功能。

```
#include <stdio.h>
#include <system.h>
#include <io.h>

int main(void)
{ int menu,data1,data2,total;

    while(1){
        printf(???);
        scanf(???);

        printf(???);
        scanf(???);

        printf(???);
        scanf(???);

        switch(menu)
        {
            case 1:
                ?????????????
            case 2:
                ?????????????
            case 3:
                ?????????????
            default:
                ?????????????
        }

        if (menu == 1)
            printf(????????????????);
        else if(menu == 2)
            printf(????????????????);
        else if (menu == 3)
            printf(????????????????);
```

```
}  
  
return 0;  
}
```


隨堂練習二：

1. 右旋功能的 LED 跑馬燈：

```
#include "system.h"
#include "unistd.h" /* usleep */
#include <io.h>

int main (void) {
    unsigned char j=0x01; /* LED var */

    while (1) /* Loop forever */
    {
        if (j==0x01)
        { j=0x80;
          IOWR(????????); }
        else
        { IOWR(????????); }

        usleep(30000);
    }

    return 0; // End program
}
```

2. 試產生一組可重覆左、右旋交互動作之 LED 跑馬燈。

```
#include <io.h>
#include "unistd.h"
#include "system.h"

int main()
{
    unsigned char led = 0x01;
    char dir = 0;

    while (1)
    {
        if (led & 0x81)
        { dir = (dir ?? 0x01); }
    }
}
```

```

    if (dir)
    { led = ????????????; }
    else
    { led = ????????????; }

    IOWR(LED_PIO_BASE,0,led);
    usleep(500000);
}

return 0;
}

```

3. 若將 for 敘述中的 “led=led<<1” 改為 “led=(led<<1)+1” ，LED 的移動方式會發生什麼變化？

```

#include <io.h>
#include "unistd.h" // for usleep
#include "system.h"

int main()
{
    int count,led;

    while(1)
    {
        for(count=0,led=0x01;count<8;count++,led=(led<<1)+1)
        { IOWR(LED_PIO_BASE,0,led);
          usleep(500000); // Delay 500000 us
        }
    }

    return 0;
}

```

4. 試修改程式以產生一組由右向左逐一點亮，再由左向右逐一點亮的 LED。

隨堂練習三：

1. 試以一維陣列儲放 LED 變化值，再透過 for loop 讀取陣列資料的方式設計 LED 跑馬燈(逐一點亮、聚攏和分開等變化功能)

```
#include "system.h"
#include "unistd.h" // usleep
#include <io.h>
#include <stdio.h>

unsigned char LED_TBL[42]={
0x00, 0xFF,
0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80,
0x01, 0x03, 0x07, 0x0F, 0x1F, 0x3F, 0x7F, 0xFF,
0xFF, 0x7F, 0x3F, 0x1F, 0x0F, 0x07, 0x03, 0x01,
0x81, 0x42, 0x24, 0x18, 0x18, 0x24, 0x42, 0x81,
0x81, 0xC3, 0xE7, 0xFF, 0xFF, 0xE7, 0xC3, 0x81,
};

int main()
{
    unsigned char i;

    while(1)
    {
        ??????????????
    }
    return 0;
}
```

2. 試改成利用兩個 for loop 迴圈來讀取二維陣列儲存值的方式實現相同的跑馬燈功能。

```
#include <io.h>
#include <stdio.h>
#include "unistd.h" // usleep
#include "system.h"

unsigned int LED_TBL[6][8] =
{
    ??????????????
};

int main()
{
    int x,y;
    while(1)
    {
```

```
??????????????
```

```
}
```

```
return 0;
```

```
}
```