



ModelSim

Ren-Der Chen (陳仁德)

Department of Computer Science and
Information Engineering

National Changhua University of Education

E-mail: rdchen@cc.ncue.edu.tw

Fall, 2024

ModelSim Download

- <https://www.intel.com/content/www/us/en/software-kit/750666/modelsim-intel-fpgas-standard-edition-software-version-20-1-1.html>

Downloads

Linux Software


Windows Software

ModelSim Software



ModelSim-Intel® FPGA Edition (includes Starter Edition)

Download
ModelSimSetup-20.1.1.720-windows.exe

Design Example: 4-Bit Adder

- Half Adder (add_half.v)
- Full Adder (add_full.v)
- 4-Bit Adder (add_4.v)
-  Testbench File (add_4_tb.v)

測試



Half Adder (add_half.v)

```
module add_half (a, b, cout, sum);
```

```
input  a, b;
```

```
output cout, sum;
```

```
assign cout = a & b;
```

```
assign sum = a ^ b;
```

```
endmodule
```




a\b	0	1
0	0	1
1	1	0

$$\text{sum} = a \oplus b$$

a\b	0	1
0	0	0
1	0	1

$$\text{cout} = a \cdot b$$




Full Adder (add_full.v)

```
module add_full (a, b, cin, cout, sum);
```

```
input    a, b, cin;
```

```
output   cout, sum;
```

```
wire     w0, w1, w2;
```



```
add_half    inst0 (a, b, w2, w0);
```

```
add_half    inst1 (cin, w0, w1, sum);
```

```
assign     cout = w1 | w2;
```

```
endmodule
```

4-Bit Adder (add_4.v)

```
module add_4 (a, b, cin, cout, sum);
```


```
input  [3:0]  a, b;
```

```
input        cin;
```

```
output       cout;
```

```
output [3:0]  sum;
```

```
wire         w0, w1, w2;
```



```
add_full inst0 (a[0], b[0], cin, w0,  sum[0]);
```

```
add_full inst1 (a[1], b[1], w0,  w1,  sum[1]);
```

```
add_full inst2 (a[2], b[2], w1,  w2,  sum[2]);
```

```
add_full inst3 (a[3], b[3], w2,  cout, sum[3]);
```

```
endmodule
```

Testbench File (add_4_tb.v) (1/2)

```
module add_4_tb;
  reg [3:0] a, b;
  reg      cin;
  wire     cout;
  wire [3:0] sum;

  add_4 m0 (a, b, cin, cout, sum);

  initial
    print -> $monitor("Time: %3t ns, Inputs: a = %2d b = %2d cin = %b, \
Outputs: cout = %b sum = %2d", $time, a, b, cin, cout, sum);
```

Inputs

Outputs

Top module

Text message


print -> 螢幕

Testbench File (add_4_tb.v) (2/2)


Input values

```
initial begin
    #10 a = 4'd0;   b = 4'd0;   cin = 1'b0;
    #20 a = 4'd0;   b = 4'd1;   cin = 1'b0;
    #20 a = 4'd2;   b = 4'd1;   cin = 1'b1;
    #20 a = 4'd4;   b = 4'd5;   cin = 1'b0;
    #20 a = 4'd6;   b = 4'd5;   cin = 1'b1;
    #20 a = 4'd8;   b = 4'd9;   cin = 1'b0;
    #20 a = 4'd10;  b = 4'd9;   cin = 1'b1;
    #20 a = 4'd12;  b = 4'd13;  cin = 1'b0;
    #20 a = 4'd14;  b = 4'd13;  cin = 1'b1;
    #20 $finish;
end
endmodule
```



Create New Project




Add Existing File




Compile All Files (1/2)




Compile All Files (2/2)




Start Simulation




Add Wave



Save Waveform Format





Load Waveform Format (Optional)




Run Simulation


ModelSim PE Student Edition 10.4a




Simulation Result – Waveform 1



Change Radix



Simulation Result – Waveform 2



Simulation Result – Text Message

```
Transcript
sim:/add_4_tb/a \
sim:/add_4_tb/b \
sim:/add_4_tb/cin \
sim:/add_4_tb/cout \
sim:/add_4_tb/sum
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/rdchen/Desktop/add_4/wave.do
VSIM 4> run -all
# Time: 0 ns, Inputs: a = x b = x cin = x, Outputs: cout = x sum = x
# Time: 10 ns, Inputs: a = 0 b = 0 cin = 0, Outputs: cout = 0 sum = 0
# Time: 30 ns, Inputs: a = 0 b = 1 cin = 0, Outputs: cout = 0 sum = 1
# Time: 50 ns, Inputs: a = 2 b = 1 cin = 1, Outputs: cout = 0 sum = 4
# Time: 70 ns, Inputs: a = 4 b = 5 cin = 0, Outputs: cout = 0 sum = 9
# Time: 90 ns, Inputs: a = 6 b = 5 cin = 1, Outputs: cout = 0 sum = 12
# Time: 110 ns, Inputs: a = 8 b = 9 cin = 0, Outputs: cout = 1 sum = 1
# Time: 130 ns, Inputs: a = 10 b = 9 cin = 1, Outputs: cout = 1 sum = 4
# Time: 150 ns, Inputs: a = 12 b = 13 cin = 0, Outputs: cout = 1 sum = 9
# Time: 170 ns, Inputs: a = 14 b = 13 cin = 1, Outputs: cout = 1 sum = 12
# ** Note: $finish : C:/Users/rdchen/Desktop/add_4/add_4_tb.v(24)
# Time: 190 ns Iteration: 0 Instance: /add_4_tb
# 1
# Break in Module add_4_tb at C:/Users/rdchen/Desktop/add_4/add_4_tb.v line 24
VSIM 5>
```

End Simulation

