

硬體描述語言

Chapter 01



Hardware Modeling

Ren-Der Chen (陳仁德)

Department of Computer Science and
Information Engineering

National Changhua University of Education

E-mail: rdchen@cc.ncue.edu.tw

Fall, 2024

Hardware Description Language (HDL)

- Computer-based programming language
- Model, represent, and simulate digital hardware
 - Hardware concurrency 並行: 同時執行 [永久位]
 - Semantics for signal value and time 信號 => 波型圖
- Special constructs and semantics
 - Edge transitions 邊緣信號
 - Propagation delays 延遲

0 變為 1 的時間點
(or 1 → 0)

IC

數位


About Verilog

- Model hardware at different levels of abstraction 抽象化
- Mix different levels of abstraction in description and simulation 模擬
- Maintain clear relationships between language constructs and hardware ← 對應關係 →
- Support hierarchical decomposition and structured design methodology 階層式
- Provide medium for integration between design tools
- Link to ASIC (Application Specific Integrated Circuit) foundry support 用於特定功能的IC

Design Abstraction


<div> <div>↑</div> <div>INCREASING ABSTRACTION</div> </div>	LEVEL	STRUCTURAL	BEHAVIORAL	<div> <div>INCREASING DETAIL</div> <div>↓</div> </div>
	<div> PMS CHIP </div>	CPUs, MEMORIES MICROPROCESSORS RAM, ROM, UART PARALLEL PORT	PERFORMANCE I/O RESPONSE ALGORITHMS OPERATIONS	
	<div> 寄存 器 REGISTER </div>	REGISTERS, ALUs COUNTERS, MUXES	TRUTH TABLES STATE TABLES OPERATIONS	
	<div> 逻辑单元 GATE </div>	GATES, FLIP-FLOPS	BOOLEAN EQUATIONS	
	<div> 电路 CIRCUIT </div>	TRANSISTORS, RLC	DIFFERENTIAL EQUATIONS	
	<div> 硅片 SILICON </div>	GEOMETRICAL OBJECTS	---	

VLSI (Very Large Scale Integrated) Circuit Design Flow



HDL Model

- Describe a **relationship (event scheduling rule)** between the input signals and output signals.




- For **structural** models, the relationship is apparent under simulation.
- For **abstract** models, the relationship may be obvious, e.g. “**assign** $Y = A + B$ ”.

Two-Input AND Gate Described by Two HDL Languages

Verilog


```
module and_gate (x1, x2, y);  
    input        x1, x2;  
    output       y;  
  
    and (y , x1, x2);  
    // assign y = x1 & x2;  
endmodule
```



VHDL

```
entity and_gate is  
    port (x1, x2: in BIT; y: out BIT);  
end and_gate;
```

```
architecture data_flow of and_gate is  
begin  
    y <= x1 and x2;  
end data_flow;
```



HDL Design

- A HDL must
 - Model **hardware** reality and
 - Provide an efficient environment supporting a **methodology** that enhances the productivity of the designer.
- Traditional design based on **gate-level schematic** entry is being replaced by 电路图
 - A methodology using HDL-based **RTL (Register Transfer Level) descriptions** and
 - A **synthesis tool** to produce an optimized gate-level realization of a desired functionality.

Schematic vs. HDL

- Visual orientation
- Functionality: **implicit**
- Focus: **gate level**
- Low level of abstraction
- Editing is sensitive to size

量

對於複雜度敏感

- Text orientation
- Functionality: **explicit**
- Focus: **mixed**
- High level of abstraction
- Editing is "insensitive" to size and complexity

語言


較不敏感

Benefits of HDL-Based Design

- Higher levels of abstraction
- Increase in productivity & quality
- Rapid prototyping with FPGAs
- Exploit synthesis tools and ASIC support
- Promote portable/parameterized/re-usable models
- Facilitate integration of third-party IP (Intellectual Property)

Structured Design Methodology

- Use **top-down, hierarchical decomposition** to partition a complex design into simpler, hierarchically organized, functional units.
- **Nested module instantiation** is the Verilog mechanism for hierarchical decomposition.



Alternative Styles of Design (1/2)

■ Structural modeling

- Interconnect objects to create a structure with a desired behavior.



and (w1, x1, x2);

and (w2, x3, x4);

■ RTL modeling

- Use language operators to describe logic with implicit binding to hardware (implicit combinational logic).


assign y = ~((x1 & x2) | (x3 & x4));

→ 全部在一块

output:

}

7



Alternative Styles of Design (2/2)

■ Behavioral/algorithmic modeling

- Use HDL-based procedural code to describe the desired I/O behavior without explicit binding to hardware.

例
always @ (x1 or x2 or x3 or x4)
 case ({x1, x2, x3, x4})
 0, 1, 2, 4, 5, 6, 8, 9, 10: y = 1;
 default: y = 0;
 endcase

Descriptive Styles for Modeling

■ Structural

- Build a structural model by instantiating **primitives** and/or other **modules** within a module declaration, and interconnect with **nets** – **explicit** structural description.

■ Behavioral

- Continuous assignment statements – **implicit** structural description.
- Verilog behaviors.


■ Primitives

- Built-in primitives, all **combinational**
- User-defined primitives (UDPs)

Primitives 基本元件

Combinational Logic	Three State	MOS Gates	CMOS Gates	Bi-Directional Gates	Pull Gates
and nand or nor xor xnor buf not	bufif0 bufif1 notif0 notif1	nmos pmos rnmos rpmos	cmos rcmos	tran tranif0 tranif1 rtran rtranif0 rtranif1	pullup pulldown

Design of a Half Adder




a\b	0	1
0	0	1
1	1	0

$$\text{sum} = a \oplus b$$

a\b	0	1
0	0	0
1	0	1

$$\text{c_out} = ab$$



Structural Description of a Half Adder

```
module add_half_struct (a, b, sum, c_out);
```

```
    input      a, b;
```

```
    output     sum, c_out;
```

```
    wire      c_out_bar;
```


```
    xor        G1 (sum, a, b);
```

```
    nand       G2 (c_out_bar, a, b);
```

```
    not        G3 (c_out, c_out_bar);
```

```
endmodule
```

不考慮
delay



Cell-Based Implementation of a Half Adder

```
module add_half_cell (a, b, sum, c_out);
```

```
    input      a, b;
```

```
    output    sum, c_out;
```

```
    wire      c_out_bar;
```


引入集成的 gate

```
    xorf201    G1 (sum, a, b);
```

```
    nanf201    G2 (c_out_bar, a, b);
```


```
    invf101    G3 (c_out, c_out_bar);
```

```
endmodule
```



Structural Description of a 4-Input AOI


```
module AOI4_struct (x_in1, x_in2, x_in3, x_in4, y_out);  
  input      x_in1, x_in2, x_in3, x_in4;  
  output     y_out;  
  wire       y1, y2;  
  
  and        (y1, x_in1, x_in2);  
  and        (y2, x_in3, x_in4);  
  nor        (y_out, y1, y2);  
endmodule
```



Structural Description of a 4-Input AOI with Unit Delay

```
module AOI4_struct_delay (x_in1, x_in2, x_in3, x_in4, y_out);  
    input      x_in1, x_in2, x_in3, x_in4;  
    output     y_out;  
    wire       y1, y2;  
  
    and        #1 (y1, x_in1, x_in2);  
    and        #1 (y2, x_in3, x_in4);  
    nor        #1 (y_out, y1, y2);  
endmodule
```


add delay (10⁻⁹, 1)



ASIC Cell Library Module of a NAND Gate

module nanf201 (A1, B1, O);
 input A1, B1;
 output O;
 nand (O, A1, B1);

$A_1 \rightarrow B_1$



specify

specparam

Tpd_0_1 = 1.13:3.09:7.75, // rising delay (min-typical-max)
Tpd_1_0 = 0.93:2.50:7.34; // falling delay (min-typical-max)

(A1 => O) = (Tpd_0_1, Tpd_1_0);

(B1 => O) = (Tpd_0_1, Tpd_1_0);

endspecify

endmodule

Switch-Level Description of a 3-Input NAND Gate

```
module nand3_cmos (Y, A, B, C);
```

```
    output      Y;
```

```
    input       A, B, C;
```

```
    supply0     GND;
```

```
    supply1     PWR;
```

```
    wire        w1, w2;
```

```
    pmos        (Y, PWR, A);
```

```
    pmos        (Y, PWR, B);
```


```
    pmos        (Y, PWR, C);
```

```
    nmos        (Y, w1, A);
```

```
    nmos        (w1, w2, B);
```

```
    nmos        (w2, GND, C);
```

```
endmodule
```



不能合成
不能模拟

Implicit Structural Description of a Half Adder


module add_half_assign (a, b, sum, c_out);

input a, b;

output sum, c_out;

assign {c_out, sum} = a + b; // continuous assignment


endmodule



- An **implicit structural model** uses pre-defined language operators and concurrent “**continuous assignment statements**” to implement logic with implicit binding to generic hardware.
- Implicit structural models can be translated easily by **synthesis tools** to create optimal combinational logic.

Implicit Structural Description of a NAND Gate

```
module nand2_assign (A1, B1, O);  
    input      A1, B1;  
    output     O;  
  
    assign     O = ~(A1 & B1); // bitwise nand  
endmodule
```



Implicit Structural Description of a 4x1 MUX

```
module mux4_assign (a, b, c, d, select, y_out);  
    input      a, b, c, d;  
    input      [1:0] select;  
    output     y_out;  
    assign     y_out = (a && !select [1] && !select [0]) ||  
                       (b && !select [1] && select [0]) ||  
                       (c && select [1] && !select [0]) ||  
                       (d && select [1] && select [0]);  
endmodule
```


by 1st 2nd

0 0

0 1

1 0

1 1



Hierarchical Decomposition


module TOP_MOD (); // declaration
 A_MOD(); // instantiation
 B_MOD(); // instantiation
endmodule

口口口口
function

module A_MOD(); // declaration
...
endmodule


完全制御

module B_MOD(); // declaration
...
endmodule



Design of a Full Adder

全加器




ab\c_in	0	1
00	0	1
01	1	0
11	0	1
10	1	0

$$\text{sum} = (a \oplus b) \oplus c_{\text{in}}$$

ab\c_in	0	1
00	0	0
01	0	1
11	1	1
10	0	1

$$c_{\text{out}} = ab + (a \oplus b) c_{\text{in}}$$



Structural Description of a Full Adder

```
module add_full_struct (sum, c_out, a, b, c_in);
```

```
    input      a, b, c_in;
```

```
    output    sum, c_out;
```

```
    wire      w1, w2, w3;
```

```
or
```


```
    Add_half  M1 (w1, w2, a, b);
```

```
    Add_half  M2 (sum, w3, c_in, w1);
```

```
endmodule
```


Instance name

1. The use of an instance name with a primitive is optional.
2. A module instance must always have a name.



Implicit Structural Description of a Full Adder

```
module add_full_assign (sum, c_out, a, b, c_in);  
    output    sum, c_out;  
    input     a, b, c_in;  
  
    assign    sum = a ^ b ^ c_in;           // bitwise exclusive-or  
    assign    c_out = (a & b) | (b & c_in) | (a & c_in);  
endmodule
```



ab\c_in	0	1
00	0	1
01	1	0
11	0	1
10	1	0


$$\text{sum} = a \oplus b \oplus c_{\text{in}}$$

ab\c_in	0	1
00	0	0
01	0	1
11	1	1
10	0	1


$$c_{\text{out}} = ab + bc + ca$$

Two Alternatives for Continuous Assignment

```
module bit_or8_gate1 (y, a, b);  
    input      [7:0] a, b; array  
    output     [7:0] y;  
    assign     y = a | b; // bitwise or  
endmodule
```



```
module bit_or8_gate2 (y, a, b);  
    input      [7:0] a, b;  
    output     [7:0] y;  
    wire       [7:0] y = a | b;  
endmodule
```



Multiple Instantiations and Assignments

```
module multiple_gates (a1, a2, a3, a4, y1, y2, y3);
```

```
    input          a1, a2, a3, a4;
```

```
    output        y1, y2, y3;
```

```
    nand #1      G1(y1, a1, a2, a3), (y2, a2, a3, a4), (y3, a1, a4);
```

```
endmodule
```

```
module multiple_assigns (a1, a2, a3, a4, y1, y2, y3);
```

```
    input          a1, a2, a3, a4;
```

```
    output        y1, y2, y3;
```


```
    assign #1     y1 = a1 ^ a2, y2 = a2 | a3, y3 = a1 + a2;
```

```
endmodule
```

Port Connection by Position Association

```
module parent_mod;  
    wire [3:0] g;  
    child_mod    G1 (g[1], g[0], g[3], g[2]);  
endmodule
```


```
module child_mod (sig_a, sig_b, sig_c, sig_d);  
    output      sig_a, sig_b;  
    input       sig_c, sig_d;  
    // module description goes here  
endmodule
```



Port Connection by Name Association

```
module parent_mod;  
    wire [3:0] g;  
    child_mod G1 (.sig_c(g[3]), .sig_d(g[2]), .sig_b(g[0]), .sig_a(g[1]));  
endmodule
```

```
module child_mod (sig_a, sig_b, sig_c, sig_d);  
    output      sig_a, sig_b;  
    input       sig_c, sig_d;  
    // module description goes here  
endmodule
```




Two Alternatives for a 4-Input AND Gate

```
module and4_assign_1 (x_in1, x_in2, x_in3, x_in4, y_out);  
    input      x_in1, x_in2, x_in3, x_in4;  
    output     y_out;  
    assign     y_out = x_in1 & x_in2 & x_in3 & x_in4;  
endmodule
```

```
module and4_assign_2 (x_in, y_out);  
    input      [3:0] x_in;  
    output     y_out;  
    assign     y_out = & x_in;  
endmodule
```

x_in 被 & 操作



RTL Description of a Half Adder

```
module add_half_rtl (sum, c_out, a, b);
```

```
    input          a, b;
```

```
    output         sum, c_out;
```

```
    reg           sum, c_out;
```


```
    always @ (a or b)
```

```
    begin
```

assign $\text{sum} = a \wedge b;$
 $\text{c_out} = a \& b;$

```
    end
```

```
endmodule
```



▷ Flip-Flop 正反器

$c/l/c \rightarrow \begin{matrix} \text{set} \\ \text{rst} \end{matrix}$

設定方向

q;

q;

同步 from clk

正



negative 負: 原因の分

$q = 0;$

```

e if (set == 1)

```

$q = 1;$


e

```
q = data_in;
```


$$rst > set \text{ 優先}$$

Algorithm-Based Description of a 4-Input AND Gate

```
module and4_alg (y_out, x_in);  
    input      [3:0] x_in;  
    output     y_out;  
    reg        y_out;  
    integer    k;  
  
    always @ (x_in) // x_in[3] or x_in[2] or x_in[1] or x_in[0]  
    begin: and_loop  
        y_out = 1;  
        for (k=0; k <= 3; k = k+1)  
            if (x_in[k] == 0)  
                begin  
                    y_out = 0;  
                    disable and_loop;  
                end  
            break  
        end  
    end  
endmodule
```



Module Interconnection


- Modules may contain instantiations of other modules.
- A **hierarchical structure** of modules is implicitly created by nested module instantiations.
- Modules are interconnected by **ports**.
- Modules may connect to other **modules** and **primitives**.
- Models having different levels of abstraction can be **mixed** in a design hierarchy, e.g. gate-level and behavioral.

Mixed Levels of Abstraction - Ex1

```
module mod_A();           // structural  
    nand(); ...  
endmodule
```

```
module mod_B();           // behavior/algorithm  
    always ...  
endmodule
```

```
module mod_C();           // data flow  
    assign X = ...  
endmodule
```



Mixed Levels of Abstraction - Ex2

```
module mixed_levels (data_in, enable, clk, q_out);
```

```
    input      data_in, enable, clk;
```

```
    output     q_out;
```

不綁定 **reg** q_out;

綁定 **wire** (予自設) data, data_in, enable, clk;

```
    always @ (posedge clk)
```

```
        // behavioral statement
```


```
        q_out = data;
```

```
        // procedural assignment
```

```
    nand (data, data_in, enable);
```


```
        // primitive instantiation
```

```
endmodule
```






時脈週期: 讓組合
↔ 電路計算

Structured Top-Down Design Methodology (1/2)



Structured Top-Down Design Methodology (2/2)



Add_half & Add_full

```
module Add_half (s, c, a, b);
```

```
    output      s, c;
```

```
    input       a, b;
```

```
    wire        c_bar;
```

```
    xorf201      G1 (s, a, b);
```

```
    nanf201      G2 (c_bar, a, b);
```

```
    invf101      G3 (c, c_bar);
```

```
endmodule
```

```
module Add_full (s, c_out, a, b, c_in);
```

```
    output      s, c_out;
```

```
    input       a, b, c_in;
```

```
    wire        s1, c1, c2, c_out_bar;
```

```
    Add_half     M1 (s1, c1, a, b);
```

```
    Add_half     M2 (s, c2, s1, c_in);
```

```
    norf201      G3 (c_out_bar, c1, c2);
```

```
    invf101      G4 (c_out, c_out_bar);
```

```
endmodule
```


Add_rca_4

```
module Add_rca_4 (sum, c_out, a, b, c_in);  
  input      [3:0]    a, b;  
  input      c_in;  
  output     [3:0]    sum;  
  output     c_out;  
  wire       c_in2, c_in3, c_in4;  
  
  Add_full   M1 (sum[0], c_in2, a[0], b[0], c_in);  
  Add_full   M2 (sum[1], c_in3, a[1], b[1], c_in2);  
  Add_full   M3 (sum[2], c_in4, a[2], b[2], c_in3);  
  Add_full   M4 (sum[3], c_out, a[3], b[3], c_in4);  
  
endmodule
```

Add_rca_16

```
module Add_rca_16 (sum, c_out, a, b, c_in);  
  input      [15:0]  a, b;  
  input      c_in;  
  output     [15:0]  sum;  
  output     c_out;  
  wire       c_in4, c_in8, c_in12;  
  
  Add_rca_4  M1 (sum[3:0],  c_in4,  a[3:0],  b[3:0],  c_in);  
  Add_rca_4  M2 (sum[7:4],  c_in8,  a[7:4],  b[7:4],  c_in4);  
  Add_rca_4  M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);  
  Add_rca_4  M4 (sum[15:12], c_out,  a[15:12], b[15:12], c_in12);  
  
endmodule
```

Design Hierarchy



Add_4_assign

```
module Add_4_assign (sum, c_out, a, b, c_in);  
    input      [3:0]    a, b;  
    input                 c_in;  
    output     [3:0]    sum;  
    output                c_out;  
  
    assign     c_out, sum = a + b + c_in;  
endmodule
```

Handwritten annotations:
- Above a: 1 bit
- Above b: 4 bits
- Below c_out: 4 bits
- Below c_in: 1 bit

Add_16_mix

```
module Add_16_mix (sum, c_out, a, b, c_in);  
  input      [15:0]  a, b;  
  input      c_in;  
  output     [15:0]  sum;  
  output     c_out;  
  wire       c_in4, c_in8, c_in12;  
  
  Add_rca_4    M1 (sum[3:0],  c_in4,  a[3:0],  b[3:0],  c_in);  
  Add_rca_4    M2 (sum[7:4],  c_in8,  a[7:4],  b[7:4],  c_in4);  
  Add_4_assign M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);  
  Add_4_assign M4 (sum[15:12], c_out,  a[15:12], b[15:12], c_in12);  
  
endmodule
```


$[0:7] \xrightarrow{\text{給}} 0 \rightarrow 7$
 $[7:0] \quad 7 \rightarrow 0$ 給予編號

Array of Instances of NOR Gates

```
module array_of_nor_1 (y, a, b);
```

```
    output    [0:7]  y;
```

```
    input     [0:7]  a, b;
```

```
    nor (y[0], a[0], b[0]);
```

```
    nor (y[1], a[1], b[1]);
```

```
    nor (y[2], a[2], b[2]);
```

```
    nor (y[3], a[3], b[3]);
```

```
    nor (y[4], a[4], b[4]);
```

```
    nor (y[5], a[5], b[5]);
```

```
    nor (y[6], a[6], b[6]);
```

```
    nor (y[7], a[7], b[7]);
```

```
endmodule
```


```
module array_of_nor_2 (y, a, b);
```

```
    output    [0:7]  y;
```

```
    input     [0:7]  a, b;
```

```
    nor M1 [0:7] (y, a, b);
```


```
endmodule
```



A 4-Bit Slice Ripple-Carry Adder

```
Add_full M0 (sum[0], carry[1], a[0], b[0], c_in);  
Add_full M1 (sum[1], carry[2], a[1], b[1], carry[1]);  
Add_full M2 (sum[2], carry[3], a[2], b[2], carry[2]);  
Add_full M3 (sum[3], c_out, a[3], b[3], carry[3]);
```



Add_full M [3:0] (sum, {c_out, carry[3:1]}, a, b, {carry[3:1], c_in});



Eight-Bit Register

```
flip_flop    M0 (q[0], data_in[0], clk, set, rst);  
flip_flop    M1 (q[1], data_in[1], clk, set, rst);  
flip_flop    M2 (q[2], data_in[2], clk, set, rst);  
flip_flop    M3 (q[3], data_in[3], clk, set, rst);  
flip_flop    M4 (q[4], data_in[4], clk, set, rst);  
flip_flop    M5 (q[5], data_in[5], clk, set, rst);  
flip_flop    M6 (q[6], data_in[6], clk, set, rst);  
flip_flop    M7 (q[7], data_in[7], clk, set, rst);
```


flip_flop M [7:0] (q, data_in, clk, set, rst);



Four-Stage Pipeline of Registers

```
array_of_flops  M0 (pipe[7:0],  data_in,  clk, set, rst);  
array_of_flops  M1 (pipe[15:8], pipe[7:0],  clk, set, rst);  
array_of_flops  M2 (pipe[23:16], pipe[15:8], clk, set, rst);  
array_of_flops  M3 (q[7:0],      pipe[23:16], clk, set, rst);
```

array_of_flops M [3:0] ({q, pipe}, {pipe, data_in}, clk, set, rst);



Two-Bit Comparator



A_1A_0 B_1B_0	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

A_lt_B

A_1A_0 B_1B_0	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

A_gt_B

A_1A_0 B_1B_0	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

A_eq_B

$$A_lt_B = A_1'B_1 + A_1'A_0'B_0 + A_0'B_1B_0$$

$$A_gt_B = A_1B_1' + A_0B_1'B_0' + A_1A_0B_0'$$


$$A_eq_B = A_1'A_0'B_1'B_0' + A_1'A_0B_1'B_0 + A_1A_0B_1B_0 + A_1A_0'B_1B_0' = (A_1 \odot B_1)(A_0 \odot B_0)$$

2. Structural Description of the Comparator

```
module compare_struct (A1, A0, B1, B0, A_lt_B, A_gt_B, A_eq_B)
  input      A1, A0, B1, B0;
  output     A_lt_B, A_gt_B, A_eq_B;
  wire       w1, w2, w3, w4, w5, w6, w7;
```

```
  or   (A_lt_B, w1, w2, w3);
  nor  (A_gt_B, A_lt_B, A_eq_B);
  and  (A_eq_B, w4, w5);
  and  (w1, w6, B1);
  and  (w2, w6, w7, B0);
  and  (w3, w7, B1, B0);
  not  (w6, A1);
  not  (w7, A0);
  xnor(w4, A1, B1);
  xnor(w5, w4, A0, B0);
```

```
endmodule
```



“assign” Description of the Comparator (A)

```
module compare_assign_a (A1, A0, B1, B0, A_lt_B, A_gt_B, A_eq_B)
  input      A1, A0, B1, B0;
  output     A_lt_B, A_gt_B, A_eq_B;

  assign     A_lt_B =
              (~A1) & B1 | (~A1) & (~A0) & B0 | (~A0) & B1 & B0;
  assign     A_gt_B =
              A1 & (~B1) | A0 & (~B1) & (~B0) | A1 & A0 & (~B0);
  assign     A_eq_B =
              (~A1) & (~A0) & (~B1) & (~B0) | (~A1) & A0 & (~B1) &
              B0 | A1 & A0 & B1 & B0 | A1 & (~A0) & B1 & (~B0);
endmodule
```

4. “assign” Description of the Comparator (B & C)

```
module compare_assign_b (A_lt_B, A_gt_B, A_eq_B, A1, A0, B1, B0)
```

```
...
```

```
  assign      A_lt_B  = ({A1, A0} < {B1, B0});
```

```
  assign      A_gt_B  = ({A1, A0} > {B1, B0});
```

```
  assign      A_eq_B  = ({A1, A0} == {B1, B0});
```

```
endmodule
```

```
module compare_assign_c (A_lt_B, A_gt_B, A_eq_A, A, B)
```

2 bits

```
...
```

```
  assign      A_lt_B  = (A < B);
```

```
  assign      A_gt_B  = (A > B);
```

```
  assign      A_eq_B  = (A == B);
```

```
endmodule
```


§.

Algorithmic Description of the Comparator

```
module compare_alg (A_lt_B, A_gt_B, A_eq_B, A, B)
```

```
  input      [1:0] A, B;
```

```
  output     A_lt_B, A_gt_B, A_eq_B;
```

```
  reg        A_lt_B, A_gt_B, A_eq_B;
```

```
  always @ (A or B)
```

```
  begin
```

```
    A_lt_B = 0; A_gt_B = 0; A_eq_B = 0;
```

```
    if (A == B)
```

```
      A_eq_B = 1;
```

```
    else if (A > B)
```


```
      A_gt_B = 1;
```

```
    else
```

```
      A_lt_B = 1;
```

```
  end
```

```
endmodule
```



Conclusions

- All the five descriptions of the comparator are equivalent.
運行 一樣的
- A **synthesis tool** will create *the same optimal physical realization* for each description.
- The descriptions vary only in their complexity and readability.
差異 複雜度 可讀性
- Good descriptions: *compare_assign_c* and *compare_alg*.

0, 1, X, Z
未知 斷開

Representation of Numbers

Number	#Bits	Base	Dec Equiv	Stored
2'b10	2	Binary ~	2	10
3'd5	3	Decimal 8	5	101
3'o5	3	Octal 10	5	101
8'o5	8	Octal	5	00000101
8'ha	8	Hex 16	10	00001010
3'b5	Not Valid!			
3'b01x	3	Binary	-	01x
12'hx	12	Hex -		xxxxxxxxxxxx
8'hz	8	Hex -		zzzzzzzz
8'b0000_0001	8	Binary	1	00000001
8'b001	8	Binary	1	00000001
8'bx01	8	Binary	-	xxxxxx01
'bz	unsized	Binary	-	z z (32 bits)
8'HAD	8	Hex	173	10101101