國立彰化師範大學 資訊工程學系 硬體描述語言 期末考

2025/01/09

- 1. Answer the following questions. [40%: (4*10)%]
 - (a) The use of a "reg" variable in Verilog does not imply that the associated behavior is sequential, why?
 - (b) What is the difference between a D-type "latch" and a D-type "flip-flop"?
 - (c) What is the difference between a signal that is the output of a combinational logic and a signal that is a registered output?
 - (d) What is the difference between a Moore machine and a Mealy machine?
 - (e) For the one-stage sequential circuit in Fig. 1, what is the constraint of the clock period when data is to be sent correctly from the left flip-flop to the right one?
 - (f) For a D-FF, explain the meanings its "setup time" and "hold time".
 - (g) For a Verilog-based design, what is the difference between "function" and "task"?
 - (h) For a combinational sorting circuit, how to redesign it to be an 8-stage pipeline?






Fig. 1

- (i) Explain the meaning of a "ripple counter".
- (j) For an incompletely specified "case" statement, a "default" statement, e.g., "default: alu_reg=4'b0;" or "default: alu_reg=4'bx;", can both be used to make it completely specified, what is the difference between these two statements after the circuit has been synthesized?
- 2. For the circuit in Fig. 2, use "if...else" statement to complete the Verilog code in Fig. 3. [10%]






@ analys (

3. For the Verilog description in Fig. 4, sketch the simulation waveforms of signals y1, y2, and y3 (in decimal).

[10%]



```
module mod_b (a, b, y1, y2, y3);
input [3:0] a, b;
output reg [7:0] y1, y2, y3;


always @(a or b)
    y1=(a[1]==1) ? (a+b):(a-b);


always @(a[0] or b[0])
    y2=(b[1]==1) ? (a+b):(a-b);

always @(b[2:1])
    y3=(b[0]==1) ? (a+b):(a-b);
endmodule

Fig. 4
```

4. For the Verilog description in Fig. 5. (a) Sketch the simulation waveforms of signals sig_a, sig_b, sig_c, and sig_d (in decimal). (b) Draw the schematic design for these four signals. [20%: (12+8)%]





5. The code segment in Fig. 6 is the design of a Mealy machine with registered output. (a) Draw its corresponding state diagram. (b) Sketch the simulation waveforms of signals CS out and data out. [20%: (10+10)%]

