### **硬體描述語言** Chapter 05



# Synthesis of Sequential Logic and Language Construct

Ren-Der Chen (陳仁德)
Department of Computer Science and
Information Engineering
National Changhua University of Education
E-mail: rdchen@cc.ncue.edu.tw
Fall, 2024

# Synthesis of Sequential Logic with Latches (1/2)

- Latches are synthesized
  - Intentionally
  - Accidentally
- Latch-free logic
  - A feedback-free netlist of combinational primitives will synthesize into latch-free combinational logic.
  - A set of feedback-free continuous assignments will synthesize into latch-free combinational logic.
  - A description of combinational logic must assign value to the outputs for all possible values of the inputs.

# Synthesis of Sequential Logic with Latches (2/2)

- Latch-inferred logic
  - A continuous assignment using a conditional operator with feedback will synthesize into a latch.

```
Ex. assign data_out = (CS_b == 0) ?

(WE_b == 0) ? data_in : data_out : 1'bz;
```

- Transparent mode (CB\_b == 0 and WE\_b == 0): data\_out follows data in.
- Latched mode (CB\_b == 0 and WE\_b == 1): data\_out = data\_out.
- Three-state, high-impedance (CB\_b == 1).

#### Synthesis of Latches (1/3)

- Latch is level-sensitive.
- The output is affected by the input only when a control signal is asserted.
- At other times, the input is ignored and the output retains its residual value.
- A latch is inferred by the synthesis tool when it detects a level-sensitive behavior in which a register variable is assigned value in some threads of activity, but not others (e.g., an incomplete if statement).

#### Synthesis of Latches (2/3)

- If the activity flow assigns value to a given register variable in all possible threads of the activity, a latch will be inferred if a path assigns a variable its own value, i.e., self-feedback.
- In synthesis, latches implement incompletely-specified assignments to register variables in case and if statements in a level-sensitive cyclic behavior.
- If a case statement has a default assignment with feedback (the variable is explicitly assigned to itself), the synthesis tool will choose a mux structure with feedback.

#### Synthesis of Latches (3/3)

- If the behavior is edge-sensitive, incomplete case and if statements synthesize register variable to flip-flops.
- If the statements are completed with feedback, the result is a register whose output is fed back through a mux at its data path.
- The functionality of a latch is also inferred when the conditional operator (? ... :) is implemented with feedback.

#### Synthesis of Latches - case (1/3)

```
module latch_case_assign (latch_in, enable, set, clear, latch_out);
   input
                  latch in, enable, set, clear;
   output
                 latch out;
                  latch out;
   reg
   // Efficient in simulation, but does not synthesize with some tools
   always @ (enable or set or clear)
         case ({enable, set, clear})
            3'b100: assign latch_out = latch_in;
                                                     // Transparent mode
            3'b110: assign latch out = 1'b1;
                                                     // Set
            3'b010: assign latch out = 1'b1;
                                                     // Set
                                                     // Clear
            3'b101: assign latch out = 1'b0;
            3'b001: assign latch_out = 1'b0;
                                                     // Clear
                                                     // Holds residual value
            default: deassign latch out;
         endcase
endmodule
```

#### Synthesis of Latches - case (2/3)


```
module latch_case1 (latch_in, enable, set, clear, latch_out);
   input
                 latch in, enable, set, clear;
   output
                 latch out;
                 latch out;
   reg
   // Less efficient in simulation, but can be synthesized by all tools
   always @ (latch in or enable or set or clear)
        case ({enable, set, clear})
            3'b100: latch_out = latch_in; // Transparent mode
            3'b110: latch out = 1'b1; // Set
            3'b010: latch out = 1'b1; // Set
            3'b101: latch_out = 1'b0; // Clear
            3'b001: latch_out = 1'b0; // Clear
            default: latch_out = latch_out; // Holds residual value
        endcase // The case statement is completed with default feedback.
endmodule
```

#### Synthesis of Latches - case (3/3)

```
module latch_case2 (latch_in, enable, set, clear, latch_out);
   input
                latch in, enable, set, clear;
   output
                latch out;
                                 All the three designs exhibit
                latch_out;
   reg
                                 correct transparent behavior!
   always @ (latch in or enable or set or clear)
        case ({enable, set, clear})
           3'b100: latch out = latch in; // Transparent mode
           3'b110: latch out = 1'b1; // Set
           3'b010: latch out = 1'b1; // Set
           3'b101: latch_out = 1'b0; // Clear
           3'b001: latch_out = 1'b0; // Clear
           // No default value
        endcase // Incompletely-specified case statement => latch
```

endmodule

#### **Synthesis Results**




Under some specific synthesis tool and technology

#### Synthesis of Latches - if (1/3)

```
module latch if assign (data in, latch enable, data out);
               [3:0]
   input
                      data in;
   input
                       latch enable;
   output
               [3:0] data out;
               [3:0] data out;
   reg
   always @ (latch enable)
       if (latch enable)
           assign
                      data out = data in;
       else
           deassign
                      data out;
endmodule
```

#### Synthesis of Latches - if (2/3)

```
module latch if1 (data in, latch enable, data out);
   input
               [3:0]
                       data in;
   input
                       latch enable;
   output
               [3:0] data out;
               [3:0] data out;
   reg
   // Designed with feedback
   always @ (data in or latch enable)
       if (latch enable)
           data out = data in;
       else
           data out = data out;
endmodule
```




assign data\_out[3:0] = latch\_enable ? data\_in[3:0] : data\_out[3:0];

#### Synthesis of Latches - if (3/3)

```
module latch if 2 (data in, latch enable, data out);
    input
                [3:0]
                        data in;
                        latch enable;
    input
   output
               [3:0] data out;
                [3:0] data out;
   reg
   // Incompletely specified
   always @ (data in or latch enable)
        if (latch enable)
           data out = data in;
endmodule
```

Latch\_if1 and latch\_if2 are equivalent in simulation, but the physical circuit will have different area/speed trade-offs.




#### A Four-Bit OR Gate without Latch


```
module or4_behav (x_in, y);
   parameter word length = 4;
   input
                [word_length-1:0] x_in;
   output
                У;
   reg
                у;
   integer
   always @ (x_in) begin: check_for_1
    y = 0;
    for (k = 0; k <= word_length -1; k = k+1)
      if (x_in[k] == 1) begin
        y = 1;
        disable check for 1;
      end
   end
endmodule
```

#### A Four-Bit OR Gate with Latched Output

```
module or4_behav_latch (x_in, y);
               word length = 4;
   parameter
                [word_length-1:0] x_in;
   input
   output
                У;
   reg
                            Accidental synthesis of latches!!
   integer
   always @ (x_in [3:1]) begin: check_for_1
    y = 0;
    for (k = 0; k \le word length -1; k = k+1)
      if (x_in[k] == 1) begin
        y = 1;
        disable check for 1;
      end
   end
endmodule
```

#### **Synthesis and Simulation Results**






#### **Two Flip-Flops for Swapping Values**

```
module swap synch (clk, set1, set2, data a, data b);
   input
                 clk, set1, set2;
   output
                 data a, data b;
                 data a, data b;
   reg
   always @ (posedge clk) begin
     if (set1) begin
        data a <= 0; data b <= 1;
     end
     else if (set2) begin
        data a <= 1; data b <= 0;
     end
     else begin
```

end

endmodule



A register variable will be synthesized as the output of a flip-flop when its value is assigned synchronously with the edge of a signal. (edge-triggered)

```
data_b <= data_a; data_a <= data_b;
end
```

#### Four-Bit Register (1/2)

```
module D reg4 a (Data in, clock, reset, Data out);
   input
                   [3:0]
                            Data in;
   input
                            clock, reset;
   output
                  [3:0]
                            Data out;
                  [3:0]
                            Data out;
   reg
   always @ (posedge clock or posedge reset)
   if (reset == 1'b1)
                                   Data in[3]
                                               Data_in[2]
                                                           Data_in[1]
                                                                       Data_in[0]
     Data out <= 4'b0;
   else
     Data out <= Data in;
endmodule
                                 reset
                                             Data_out[3]
                                                                     Data_out[1]
                                                         Data_out[2]
                                                                                 Data_out[0]
```

### Four-Bit Register (2/2)

endmodule

```
module D reg4 b (Data in, clock, reset, Data out);
  input
               [3:0]
                      Data in;
  input
                      clock, reset;
  output
               [3:0]
                      Data out;
               [3:0]
                      Data out;
  reg
  always @ (posedge clock)
       Data out <= Data in;
  always @ (reset)
       if (reset)
           assign Data out = 4'b0;
       else
                                    Maybe an unsupported
           deassign Data_out;
                                    description!!
```


#### JK Flip-Flops (1/2)

```
module jk_flop_1 (j, k, clock, rst, q, qb);
   input
             j, k, clock, rst;
           q, qb;
   output
   reg
                  q;
   assign
             qb = \sim q;
   always @ (posedge clock or posedge rst) begin
         if (rst == 1'b1) q = 1'b0;
         else if (j == 1'b0 && k == 1'b0) q = q;
                                                                  rst
         else if (j == 1'b0 && k == 1'b1) q = 1'b0;
         else if (j == 1'b1 && k == 1'b0) q = 1'b1;
         else if (j == 1'b1 && k == 1'b1) q = \sim q;
   end
                                                                  jk flop
endmodule
                                                                                  qb
                                                   clk I
```

#### JK Flip-Flops (2/2)

```
module jk_flop_2 (j, k, clock, rst, q, qb);
   input
            j, k, clock, rst;
   output
           q, qb;
   reg
                 q;
   assign
            qb = \sim q;
   always @ (posedge clock or posedge rst) begin
        if (rst == 1'b1)
          q = 1'b0;
         else
                                                                 rst
          case ({j, k})
            2'b00: q = q;
            2'b01: q = 1'b0;
            2'b10: q = 1'b1;
                                                                jk_flop
            2'b11: q = \sim q;
                                                                                qb
          endcase
                                                 clk ■
   end
endmodule
```

#### **Synthesis Result**



The synthesis tool uses a D-type flip-flop with input logic to decode JK inputs.

#### **Registered AND Gate**

module reg\_and (a, b, c, clk, y);

```
input a, b, c, clk;
  output
            у;
  reg
             у;
  always @ (posedge clk)
      y \le a \& b \& c;
                                             d flop
endmodule
                              clk
```

#### Registered Multiplexer

```
module mux_reg (a, b, c, d, select, clock, y);
   input
                [7:0] a, b, c, d;
   input
                [1:0] select;
   input
                clock;
   output
               [7:0]
                        у;
                [7:0]
                        у;
   reg
                                      select
   always @(posedge clock)
    case (select)
        0: y \le a;
                                                         data_in
        1: y \le b;
        2: y \le c;
                                                           clk
        3:
          y \leq d;
                              clock
        default: y <= 8'bx;
    endcase
endmodule
```

#### Physical Size from Synthesis

The physical size of an ASIC synthesized from Verilog is not necessarily proportional to the size of the source code.

```
always @ (posedge clock) begin
  data_register <= data_bus;
end</pre>
```

- data\_register could be a single bit or a 32-bit register.
- The physical part selected in the technology mapping depends on the robustness of the target library.

#### **Shift Register 1**

reset

```
module Shift reg4 1 1 (Data in, clock, reset, Data out);
                Data in, clock, reset;
   input
   output
                Data out;
           [3:0] Data reg;
   reg
   assign
                Data out = Data reg[0];
   always @ (posedge clock or negedge reset)
        if (reset == 1'b0) Data reg <= 4'b0;
        else Data_reg <= {Data_in, Data_reg[3:1]};</pre>
endmodule
                 Data_in
                                                                Data out
                           Q
```

#### **Shift Register 2**

```
module Shift reg4 1 2 (Data in, clock, reset, Data out);
   input
                Data in, clock, reset;
   output
                Data out;
                                                                    Data_out
          [3:0] Data reg;
   reg
   assign
                Data out = Data reg[0];
   always @ (posedge clock or negedge reset)
        if (reset == 1'b0) Data reg <= 4'b0;
        else begin // in the order of row by row
           Data_reg[3] <= Data_in; Data_reg[2] <= Data_reg[3];
           Data_reg[1] <= Data_reg[2]; Data_reg[0] <= Data_reg[1];</pre>
        end
endmodule
```

#### **Shift Register 3**

```
module Shift reg4 2 2 (Data in, clock, reset, Data out);
  input
               Data in, clock, reset;
  output
               Data out;
                                              Data in
          [3:0] Data reg;
  reg
  assign
               Data out = Data reg[0];
  always @ (posedge clock or negedge reset)
       if (reset == 1'b0) Data reg = 4'b0;
       else begin // in the order of row by row
           Data_reg[3] = Data_in; Data_reg[2] = Data_reg[3];
           Data_reg[1] = Data_reg[2]; Data_reg[0] = Data_reg[1];
       end
                  Only one register is synthesized!
endmodule
```

28

#### Parallel Load Register (1/2)


```
module Par_load_reg4_1_1 (Data_in, load, clock, reset, Data_out);
                [3:0]
                        Data in;
   input
   input
                        load, clock, reset;
   output
               [3:0] Data out;
                [3:0] Data out;
   reg
   always @ (posedge clock or posedge reset)
    if (reset == 1'b1)
        Data out <= 4'b0;
                               always @ (posedge clock or posedge reset)
    else if (load == 1'b1)
                                 if (reset == 1'b1)
        Data_out <= Data in;
                                   Data out = 4'b0;
endmodule
                                 else if (load == 1'b1)
                                   Data_out = Data_in;
```

#### Parallel Load Register (2/2)

```
always @ (posedge clock or posedge reset)
 if (reset == 1'b1)
     Data out <= 4'b0;
 else if (load == 1'b1) begin
     Data out[3] \le Data in[3];
                                     Data out[2] <= Data in[2];
     Data out[1] \le Data in[1];
                                     Data out[0] \leq Data in[0];
 end
always @ (posedge clock or posedge reset)
 if (reset == 1'b1)
     Data out = 4'b0;
 else if (load == 1'b1) begin // in the order of row by row
     Data out[3] = Data in[3];
                                     Data out[2] = Data in[2];
                                     Data out[0] = Data in[0];
     Data out[1] = Data in[1];
 end
```

30

#### **Synthesis Result**




#### **Barrel Shifter**

endmodule

```
module barrel shifter (Data in, load, clock, reset, Data out);
   input
                [7:0]
                        Data in;
                        load, clock, reset;
   input
   output
                        Data out;
                [7:0]
                        Data out;
                [7:0]
   reg
   always @ (posedge clock or posedge reset)
    if (reset == 1'b1)
        Data out <= 8'b0;
    else if (load == 1'b1)
        Data_out <= Data in;
    else
        Data_out <= {Data_out[6:0], Data_out[7]};</pre>
```

32

#### **Synthesis Result**




#### Ripple Counter (1/2)

```
module ripple counter (toggle, clock, reset, count);
  input
                      toggle, clock, reset;
  output
               [3:0]
                      count;
               [3:0]
                     count;
  reg
                      c0, c1, c2;
  wire
              c0 = count[0], c1 = count[1], c2 = count[2];
  assign
  always @ (posedge clock or posedge reset)
       if (reset == 1'b1) count[0] <= 1'b0;
       else if (toggle == 1'b1) count[0] <= ~count[0];</pre>
```

#### Ripple Counter (2/2)

```
always @ (negedge c0 or posedge reset)
       if (reset == 1'b1) count[1] <= 1'b0;
       else if (toggle == 1'b1) count[1] <= ~count[1];
  always @ (negedge c1 or posedge reset)
      if (reset == 1'b1) count[2] <= 1'b0;
       else if (toggle == 1'b1) count[2] <= ~count[2];
  always @ (negedge c2 or posedge reset)
      if (reset == 1'b1) count[3] <= 1'b0;
       else if (toggle == 1'b1) count[3] <= ~count[3];
endmodule
```

#### **Synthesis Result**




#### **Ring Counter**

```
module ring counter (enable, clock, reset, count);
                      enable, clock, reset;
  input
  output
              [7:0]
                      count;
                                                   count [7:0]
               [7:0]
                      count;
  reg
                                                       0
  always @ (posedge clock or
              posedge reset)
    if (reset == 1'b1)
                                                       0
       count <= 8'b0000 0001;
    else if (enable == 1'b1)
       count <= {count[6:0], count[7]};
endmodule
```

#### **Up-Down Counter**

```
module up_down_counter (load, count_up, counter_on, clk, reset, Data_in, Count);
                          load, count_up, counter_on, clk, reset;
   input
   input
                 [2:0]
                          Data in;
                                                                  Data in
                          Count;
   output
                 [2:0]
                 [2:0]
                          Count;
   reg
                                                                      D in
                                                                 u/d
                                                 count_up
   always @ (posedge clk or posedge reset)
     if (reset == 1'b1) Count = 3'b0;
                                                    load
                                                                 ld
     else if (load == 1'b1) Count = Data in;
                                                   reset
                                                                 rst
     else if (counter_on == 1'b1) begin
          if (count up == 1'b1)
                                                counter on ■
                                                                 cnt
            Count = Count + 1;
                                                                 clk count
                                                    clk
          else
            Count = Count - 1;
     end
                                                                    Count
endmodule
```

#### **Synthesis Result**




#### **Shift Register**

```
always @ (posedge clock)
  if (reset == 1'b1) begin
    reg_a <= 1'b0;
    reg_b <= 1'b0;
    reg_c <= 1'b0;
    reg_d <= 1'b0;
    red_d <= 1'b0;</pre>
```

#### else begin

```
reg_a <= Shift_in;
reg_b <= reg_a;
reg_c <= reg_b;
reg_d <= reg_c;
end</pre>
```




## Shift Register with Registered Combinational Logic (1/4)

```
module shifter 1 (Data in, clock, reset, sig d, new signal);
                Data_in, clock, reset;
   input
               sig d, new signal;
   output
                sig a, sig b, sig c, sig d, new signal;
   reg
   always @ (posedge clock or posedge reset) begin
                                     else begin
   if (reset == 1'b1) begin
                                      sig a <= Data in;
        sig a \le 0;
                                      sig b <= sig a;
        sig b \le 0;
                                      sig c \le sig b;
        sig c \le 0;
                                      sig d <= sig c;
        sig d \le 0;
                                      new signal <= (~ sig a) & sig b;
        new signal <= 0;
                                     end
    end
```

end

endmodule

## Shift Register with Registered Combinational Logic (2/4)




An output that is assigned new value within a synchronized behavior will be synthesized as the output of a flip-flop.

## Shift Register with Registered Combinational Logic (3/4)

```
module shifter 1 (Data in, clock, reset, sig d, new signal);
                Data_in, clock, reset;
   input
               sig d, new signal;
   output
                sig a, sig b, sig c, sig d; wire new signal;
   reg
   always @ (posedge clock or posedge reset) begin
                                     else begin
   if (reset == 1'b1) begin
                                      sig a <= Data in;
        sig_a <= 0;
                                      sig b <= sig a;
        sig b \le 0;
                                      sig c <= sig b;
        sig c \le 0;
                                      sig d <= sig c;
        sig d \le 0;
                                     end
        new signal <= 0;
                                   end
    end
                                assign new_signal <= (~ sig_a) & sig_b;</pre>
                                endmodule
```

## Shift Register with Registered Combinational Logic (4/4)




Signals that are assigned new values outside a behavior or in a behavior that does not include a synchronizing signal in its event control expression will be synthesized as combinational logic.

#### Data Shifter (1/2)


```
module data shift (data out, data in, clk, data load, SL, SR);
 input [3:0] data in;
 input
              clk, data load, SL, SR;
 output [3:0] data out;
         [3:0] data out;
 reg
always @ (posedge clk)
 if (data load) data out = data in;
 else if (SL) data out = data out << 1;
 else if (SR) data out = data out >> 1;
endmodule
```

#### Data Shifter (2/2)



Data path for LSB

#### **Synthesis Result**



#### **Accumulator 1**


```
module Add Accum 1 (data, enable, clk, reset b, overflow, accum);
  input
              [3:0]
                     data:
  input
                     enable, clk, reset b;
  output
                     overflow;
  output
              [3:0]
                     accum;
                     overflow;
  reg
              [3:0]
                     accum;
  reg
  always @ (posedge clk or negedge reset_b)
    if (reset b == 0) begin overflow <= 0; accum <= 0; end
    else if (enable) {overflow, accum} <= accum + data;</pre>
endmodule
```

#### **Accumulator 2**

```
module Add Accum 2 (data, enable, clk, reset b, overflow, accum);
  input
              [3:0]
                     data;
  input
                     enable, clk, reset b;
  output
                     overflow;
  output
              [3:0]
                    accum;
              [3:0]
                    accum;
  reg
                     overflow;
  wire
  wire
              [3:0]
                    sum;
             {overflow, sum} = accum + data;
  assign
  always @ (posedge clk or negedge reset b)
    if (reset b == 0) begin accum <= 0; end
    else if (enable) accum <= sum;
endmodule
```

49

#### **Simulation Result**




#### **Expression Substitution 1**

```
module multiple_reg_assign
 (data_out1, data_out2, data_a, data_b, data_c, data_d, sel, clk);
 output [4:0] data_out1, data_out2;
 input [3:0] data_a, data_b, data_c, data_d;
 input
              clk:
         [4:0] data_out1, data_out2;
 reg
      always @ (posedge clk)
  begin
   data_out1 = data_a + data_b ;
   data_out2 = data_out1 + data_c;
   if (sel == 1'b0)
    data_out1 = data_out2 + data_d;
  end
endmodule
```

#### **Expression Substitution 2**

```
module expression_sub
 (data_out1, data_out2, data_a, data_b, data_c, data_d, sel, clk);
 output
              [4:0] data out1, data out2;
 input
              [3:0] data a, data b, data c, data d;
 input
                    clk. sel:
                                          data_out1 = data_a + data_b ;
              [4:0] data_out1, data_out2;
 reg
                                          data_out2 = data_out1 + data_c;
                                          if (sel == 1'b0)
 always @ (posedge clk)
                                           data_out1 = data_out2 + data_d;
  beain
   data out2 = data a + data b + data c;
   if (sel == 1'b0)
    data out1 = data a + data b + data c + data d;
   else
    data_out1 = data_a + data_b;
  end
endmodule
```

#### **Data Flow Graph**



```
data_out2 = data_a + data_b + data_c;


if (sel == 1'b0)

data_out1 = data_a + data_b + data_c + data_d;

else

data_out1 = data_a + data_b;
```

#### **Synthesis Result**




#### Synthesis of Non-Blocking Assignments

```
module pipe1 (data, rega, regb, regc, clk, reset);
 input
       [1:0] data;
 input
                  clk, reset:
 output [1:0] rega, regb, regc;
 reg [1:0] rega, regb, regc;
 always @ (posedge clk or posedge reset)
  if (reset)
   begin
     rega = 2'b0;
     regb <= 2'b0;
     regc <= 2'b0;
   end
  else
   begin
    rega = data;
    regb <= rega + 1;
    reac <= reab + 1;
   end
endmodule
```

#### Data Flow Graph and Synthesis Result

Note: The data with non-blocking assignments implies a pipeline structure, and regc gets the value of regb from the previous cycle.




The activity associated with procedural assignments is processed before the activity associated with non-blocking assignments.

#### Synthesis of Non-Blocking Assignments

```
module pipe1_alt (data, rega, regb, regc, clk, reset);
 input
              [1:0] data;
                   clk, reset;
 input
 output [1:0] rega, regb, regc;
              [1:0] rega, regb, regc;
 reg
always @ (posedge clk or posedge reset)
  if (reset) rega = 2'b0; else rega = data;
always @ (posedge clk or posedge
reset)
 if (reset)
                                               else
   begin
                                                  begin
                                                   regb <= rega + 1;
     regb <= 2'b0;
     regc <= 2'b0;
                                                   regc <= regb + 1;
   end
```

#### **Synthesis Result**




always @ (posedge clk or posedge reset)
if (reset) rega = 2'b0; else rega = data;


#### Synthesis of Blocking Assignments

```
module pipe2 (data, rega, regb, regc, clk, reset);
 input
           [3:0] data;
                   clk, reset;
 input
 output [3:0] rega, regb, regc;
              [3:0] rega, regb, regc;
 reg
 always @ (posedge clk or posedge reset)
  if (reset)
                                              else
   begin
                                       begin
     rega = 4'b0;
                                        rega = data; // = data;
                                        regb = rega + 1;  // = data + 1;
     regb = 4'b0;
     regc = 4'b0;
                                        regc = regb + 1; // = data + 1 + 1;
                                       end
   end
                                    endmodule
```

#### Data Flow Graph and Synthesis Result



Note: regc gets the new value of regb in the same clock cycle.




#### Synthesis of Multi-Cycle Operations

```
module m_cycle (result, data_a, data_b, data_c, clk);
       [3:0] data a, data b, data c;
 input
 input
                                             data a data b data c
               clk:
 output [4:0] result;
         [4:0] result, temp1;
 reg
 always @ (posedge clk)
                                           temp1
  begin
   temp1 = data \ a + data \ b;
   @ (posedge clk)
    result = temp1 + data c;
  end
                                                   result
endmodule
```


An operation that cannot complete in one cycle must be distributed over multiple clock cycles, i.e. pipelined,

#### **Synthesis Result**



#### **Storage Elements**

- Latch: level-sensitive
- Flip-flop: edge-triggered
  - D-type, T-type, SR-type, and JK-type.



#### Flip-Flops

dk

clk


# Clock Period Tc clk


Combinational Logic


#### **Timing Notation**

- tpd: logic propagation delay
- tcd: logic contamination delay
- tpcq: flop clock-to-Q propagation delay
- tccq: flop clock-to-Q contamination delay
- tsetup: flop setup time
- thold: flop hold time

### **Timing Diagrams**








#### Max-Delay Constraint of Flip-Flops (1/2)

$$T_c \ge t_{pcq} + t_{pd} + t_{\text{setup}}$$




#### **Max-Delay Constraint of Flip-Flops (2/2)**

- Setup time failure (max-delay failure)
  - If the combinational logic delay is too long, the receiving element will miss its setup time and sample the wrong value.
- Solution
  - Redesign the logic to be faster.
  - Increase the clock period.

$$T_c \ge t_{pcq} + t_{pd} + t_{\text{setup}}$$

#### Min-Delay Constraint of Flip-Flops (1/2)



#### Min-Delay Constraint of Flip-Flops (2/2)

- Hold time failure (min-delay failure, race condition)
  - If the hold time is large and the contamination delay is small, data can incorrectly propagate through two successive elements on one clock edge, corrupting the system state.
- Solution
  - Redesign the logic to be slower.

$$t_{ccq} + t_{cd} \ge t_{\text{hold}}$$

#### **Collapsing of Nets**

endmodule

An internal net declared in the source description may be eliminated by the optimization process.

A net that is declared as a primary input or output will be retained in the synthesized design.

#### Elimination of Register Variables

A register variable declared in the source description may be eliminated by the optimization process.

```
gate_in[0]

gate_in[size-1:0]

always @ (gate_in)
begin : look_for_0
y_int = 0;
for (k=0; k <= size-1; k=k+1)
if (gate_in[k] == 0) begin
y_int = 1;
disable look_for_0;
end</pre>
```

Note: Both k and y\_int are eliminated.

The same result is obtained if reg [size-1:0] k is declared for the loop control.


end

endmodule

#### **Memory Synthesis**


```
module sn54170 (data_in, wr_sel, rd_sel, wr_enb, rd_enb, data_out);
 input
                  wr enb, rd enb;
 input [1:0] wr sel, rd sel;
 input [3:0] data in;
 output
              [3:0] data out;
         [3:0] latched_data [3:0]; // 4*4 bits
 reg
 always @ (wr enb or wr sel or data in) begin
  if (!wr_enb) latched_data[wr_sel] = data_in;
 end
                  // write
 assign data_out = (rd_enb) ? 4'b1111 : latched_data[rd_sel];
                                  // read
endmodule
```

## **Synthesis Result**



#### Synthesis of Arithmetic Operators (1/2)

assign quotient [7:0]=dividend [7:0] / 8;



Division by a power of 2 will be recognized as a rightshift and synthesized as a re-wired bus, without gates.

#### Synthesis of Arithmetic Operators (2/2)

REMAINDER (%) WILL BE IMPLEMENTED AS A PART-SELECT IF THE DIVISOR IS A POWER OF 2.


EXAMPLE:  $100_{12}$  %  $0010_{2}$  =  $0001_{2}$  All but the LSB are divisible by 2.


EXAMPLE:  $1010_2$  %  $0100_2$  =  $0010_2$ 

The bits to the left of 2<sup>2</sup> are divisible by  $2^{2}$ .

PART-SELECT DOES NOT REQUIRE GATES.

#### Synthesis of Relational Operators (1/2)






#### Synthesis of Relational Operators (2/2)

#### endmodule


Note shared logic in synthesis result.

# **Synthesis Result**



#### Synthesis of Equality Operators


#### endmodule



#### Synthesis of Reduction Operators (1/2)

```
module reduction
 (data_word, y_red_and, y_red_or, y_red_nand, y_red_nor, y_red_xor, y_red_xnor);
 input [1:0] data word;
 output y_red_and, y_red_or, y_red_nand,
             y_red_nor, y_red_xor, y_red_xnor;
             y red and, y red or, y red nand,
 reg
             y red nor, y red xor, y red xnor;
 always @ (data word) begin
  y_red_and <= & data_word;</pre>
  y red or <= | data word;
  y_red_nand <= ~& data_word;</pre>
  y_red_nor <= ~| data_word;
  y_red_xor <= ^
                      data word;
  y_red_xnor <= ~^
                      data word;
end
endmodule
```

#### Synthesis of Reduction Operators (2/2)



#### Synthesis of Bitwise Operators (1/2)

#### Synthesis of Bitwise Operators (2/2)

```
or
 always @ (data a or data b or data c or data d data e or data f or
           data g or data h or data l data j or data k or data l or data m)
  begin
                                           or
                                                                               and2_a y_bit_and[1:0]
    y bit and = data a & data b;
                                                              data a[1:0] =
    y bit or = data c | data d;
                                                              data_b[1:0]
                                                                               or2_a y_bit_or[1:0]
    y band = data e & data f;
                                                              data_c[1:0]
    y bit nand = \simy band;
                                                              data d[1:0]
    y bor = data g |
                                 data h;
                                                                               nand2_a y_bit_nand[1:0]
    y bit nor = \simy bor;
                                                              data_e[1:0]
                                                              data_f[1:0]
                                                                               nor2_a y_bit_nor[1:0]
    y bit xor = data i ^ data i;
    y_bit_xnor = data_k \sim^ data_l;
                                                              data_g[1:0] -
    y bit neg = ~
                                   data mb;
                                                              data_h[1:0]
                                                                               xor2_a y_bit_xor[1:0]
                                                              data_i[1:0]
end
                                                              data_j[1:0]
endmodule
                                                                               xnor2_a y_bit_xnor[1:0]
                                                              data_k[1:0]
                                                              data_l[1:0]
                                                                                inv_a y_bit_not[1:0]
                                                              data_m[1:0]__
```

#### Synthesis of Conditional Operator (1/2)

```
module equality if 4bit (data_out, data_a, data_b, data_c, data_d, sel);
 input [3:0] data_a, data_b, data_c, data_d;
 input [1:0] sel;
 output data_out;
              data out;
 reg
 always @ (data_a or data_b or data_c or data_d or sel)
  begin
   if (sel == 2'b00) data out = data a; else
   if (sel == 2'b01) data out = data b; else
   if (sel == 2'b10) data_out = data_c; else
                   data out = data d;
                                                 // For illustration
  end
endmodule
```


#### Synthesis of Conditional Operator (2/2)

#### endmodule

The conditional operator synthesizes into library muxes or equivalent gates. A conditional operator with feedback will synthesize into a latch. A conditional operator with an assignment of 'z" will synthesize to a three-state gate.


### **Synthesis Result (1/2)**

Synthesis in library having only a two-channel mux:



### Synthesis Result (2/2)

Synthesis in a library having a four-channel mux:




#### **Grouping of Operators**

```
module operator_group
  (sum1, sum2, a, b, c, d);
  input    [3:0] a, b, c, d;
  output  [4:0] sum1, sum2;

assign sum1 = a + b + c + d;
  assign sum2 = (a + b) + (c + d);

endmodule
```



# Synthesis of "case" Statements (1/2)

```
module alu_reg_with_z1 (alu_out, en, a, b, s0, s1, s2, clk, reset);
 output
                [1:0] alu out;
                [1:0] a, b;
 input
                                                                           alu_reg_with_z1
 input
                      en, s0, s1, s2, clk, reset;
                [1:0] out int;
 reg
                                                                                1<sup>2</sup>
 assign alu_out = (en ==1) ? out_int : 2'bz;
                                                                              alu_out
                                          ■ s2
 always @ (posedge clk)
  if (reset) out_int = 2'b0;
  else
                                          reset
   case ({s0,s1,s2})
                                                                                       alu out[1:0]
     3'b111: out int = a \& b;
     3'b011: out int = a | b;
     3'b001: out int = a ^ b;
     default:
                out int = 2'bx;
  endcase
endmodule
```

### Synthesis of "case" Statements (2/2)

```
alu_reg_with_z2 (alu_out, data_a, data_b, enable, opcode, clk, reset);
module
 input
              [2:0] opcode;
              [3:0] data a, data b;
 input
                   enable, clk, reset;
 input
 output [ 3:0] alu out;
            [3:0] alu_reg;
 reg
 assign alu out = (enable ==1) ? alu reg : 4'bz;
 always @ (posedge clk)
  if (reset) alu_reg = 0; else
  case (opcode)
   3'b001: alu_reg = data_a | data_b;
   3'b010: alu_reg = data_a ^ data_b;
   3'b101: alu reg = data a & data b;
   3'b110: alu_reg = \simdata_b;
   default: alu_reg = 0;
  endcase
endmodule
                   // Less flexibility
```

#### Reference

- 1. 教師自製
- 2. Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL, Michael D. Ciletti, ISBN: 0139773983, Prentice Hall, 1999.

