### <u>硬體描述語言</u> Chapter 01



### **Hardware Modeling**

Ren-Der Chen (陳仁德)
Department of Computer Science and
Information Engineering
National Changhua University of Education
E-mail: rdchen@cc.ncue.edu.tw
Fall, 2024

#### **Hardware Description Language (HDL)**

- Computer-based programming language
- Model, represent, and simulate digital hardware
  - Hardware concurrency 单行的转轨行
- Special constructs and semantics

  - Propagation delays


#### **About Verilog**

- Model hardware at different levels of abstraction \*\*\*\*
- Mix different levels of abstraction in description and simulation #####
- Maintain clear relationships between language constructs and hardware
- Support hierarchical decomposition and structured design methodology
- Provide medium for integration between design tools

### **Design Abstraction**


	LEVEL	STRUCTURAL	BEHAVIORAL	
INCREASING ABSTRACTION	PMS CHIP 59/1	CPUs, MEMORIES MICROPROCESSORS RAM, ROM, UART PARALLEL PORT	PERFORMANCE I/O RESPONSE ALGORITHMS OPERATIONS	NCREASING DETAIL
	REGISTER	REGISTERS, ALUS COUNTERS, MUXES	TRUTH TABLES STATE TABLES OPERATIONS	
	GATE	GATES, FLIP-FLOPS	BOOLEAN EQUATIONS	ı
	CIRCUIT	TRANSISTORS, RLC	DIFFERENTIAL EQUATIONS	
	SILICON 4. 36 B.H	GEOMETRICAL OBJECTS		<b>\</b>
	十十月五			

### VLSI (Very Large Scale Integrated) Circuit **Design Flow**



#### **HDL Model**

Describe a relationship (event scheduling rule) between the input signals and output signals.




- For structural models, the relationship is apparent under simulation.
- For abstract models, the relationship may be obvious,
   e.g. "assign Y = A + B".

# Two-Input AND Gate Described by Two HDL Languages

#### **Verilog**

and (y , x1, x2);
// assign y = x1 & x2;
endmodule




#### **VHDL**

entity and\_gate is
 port (x1, x2: in BIT; y: out BIT);
end and\_gate;

architecture data\_flow of and\_gate is begin \_\_\_\_and\_gate

y <= x1 and x2; end data\_flow;



#### **HDL** Design

- A HDL must
  - Model hardware reality and
  - Provide an efficient environment supporting a methodology that enhances the productivity of the designer.
- Traditional design based on gate-level schematic entry is being replaced by
  - A methodology using HDL-based RTL (Register Transfer Level) descriptions and
  - A <u>synthesis tool</u> to produce an optimized gate-level realization of a desired functionality.

#### Schematic vs. HDL

- Visual orientation
- Functionality: implicit
- Focus: gate level
- Low level of abstraction
- Editing is sensitive to size

些主张海军住度里交换成

- Text orientation
- Functionality: explicit
- Focus: mixed
- High level of abstraction
- Editing is "insensitive " to size and complexity


表系的放

#### **Benefits of HDL-Based Design**

- Higher levels of abstraction
- Increase in productivity & quality
- Rapid prototyping with FPGAs
- Exploit synthesis tools and ASIC support
- Promote portable/parameterized/re-usable models
- Facilitate integration of third-party IP (Intellectual Property)

### Structured Design Methodology

- Use top-down, hierarchical decomposition to partition a complex design into simpler, hierarchically organized, functional units.
- Nested module instantiation is the Verilog mechanism for hierarchical decomposition.



### **Alternative Styles of Design (1/2)**

#### Structural modeling

 Interconnect objects to create a structure with a desired behavior.

```
and (w1, x1, x2);
and (w2, x3, x4);
```

#### RTL modeling

Use language operators to describe logic with implicit binding to hardware (implicit combinational logic).

cout ((
$$\gamma$$
 ((end)); assign  $y = \sim ((x1\& x2) \mid (x3\& x4));$  and (out (( $\gamma$  ((end)); output: output:  $x_2 = (x_1 \otimes x_2) \mid (x_2 \otimes x_3) \mid (x_3 \otimes x_4)$ );

#### **Alternative Styles of Design (2/2)**

- Behavioral/algorithmic modeling
  - Use HDL-based procedural code to describe the desired
     I/O behavior without explicit binding to hardware.

```
always @ (x1 or x2 or x3 or x4)

case ({x1, x2, x3, x4})

0, 1, 2, 4, 5, 6, 8, 9, 10: y = 1;

default: y = 0;
```

#### **Descriptive Styles for Modeling**

#### Structural

 Build a structural model by instantiating primitives and/or other modules within a module declaration, and interconnect with nets – explicit structural description.

#### Behavioral

- Continuous assignment statements implicit structural description.
- Verilog behaviors.

#### Primitives


- Built-in primitives, all combinational
- User-defined primitives (UDPs)

## Primitives 学本元件


	•
1 / L	11/1
7/-7	1 1-n/2 6k
可忘成	1 Fortak

Combinational	Three	MOS	CMOS	Bi-Directional	Pull
Logic	State	Gates	Gates	Gates	Gates
and nand or nor xor xnor buf not	bufif0 bufif1 notif0 notif1	nmos pmos rnmos rpmos	rcmos	tran tranif0 tranif1 rtran rtranif0 rtranif1	pullup pulldown

#### **Design of a Half Adder**



a\b	0	1
0	0	1
1	1	0



#### Structural Description of a Half Adder

```
module add_half_struct (a, b, sum, c_out);
   input
               a, b;
   output
               sum, c_out;
   wire
               c_out_bar;
               G1 (sum, a, b);
   xor
               G2 (c_out_bar, a, b);
   nand
               G3 (c_out, c_out_bar);
   not
endmodule
                             a
                                                              sum
                             b
                                            c_out_bar
```

c\_out

# **Cell-Based Implementation of a Half Adder**

```
module add_half_cell (a, b, sum, c_out);
   input
               a, b;
   output
               sum, c_out;
  wire
               c_out_bar;
               G1 (sum, a, b);
   nanf201
               G2 (c_out_bar, a, b);
   invf101
               G3 (c_out, c_out_bar);
endmodule
                             а
                                                             sum
                             b
                                           c_out_bar
```

c out

#### Structural Description of a 4-Input AOI

```
module AOI4_struct (x_in1, x_in2, x_in3, x_in4, y_out);
   input
                x_in1, x_in2, x_in3, x_in4;
   output
                y_out;
                y1, y2;
   wire
                (y1, x_in1, x_in2);
   and
                (y2, x_in3, x_in4);
   and
                (y_out, y1, y2);
   nor
endmodule
                                                      y1
                                   x_in1
                                   x_in2
                                                                   y_out
                                   x in3
                                   x_in4 -
                                                      y2
```

# Structural Description of a 4-Input AOI with Unit Delay

```
module AOI4_struct_delay (x_in1, x_in2, x_in3, x_in4, y_out);
   input
                x_in1, x_in2, x_in3, x_in4;
   output
              y_out;
                y1, y2;
   wire
                #1 (y1, x_in1, x_in2); (lo^{-7}s)
   and
                #1 (y2, x_in3, x_in4);
   and
                #1 (y_out, y1, y2);
   nor
endmodule
                                                     y1
                                  x_in1
                                  x in2
                                                                  y_out
                                  x_in3 •
                                  x_in4 ■
                                                     y2
```

#### **ASIC Cell Library Module of a NAND Gate**

```
module nanf201 (A1, B1, O);
   input A1, B1;
   output
   nand (O, A1, B1);
   specify
        specparam
       Tpd_0_1 = 1.13:3.09:7.75, // rising delay (min-typical-max)
        Tpd 1 0 \neq 0.93:2.50:7.34; // falling delay (min-typical-max)
        (A1 \Rightarrow O) = (Tpd_0_1, Tpd_1_0);
        (B1 \Rightarrow O) = (Tpd \ 0 \ 1, Tpd \ 1 \ 0);
   endspecify
endmodule
```

### Switch-Level Description of a 3-Input **NAND Gate**

```
module nand3_cmos (Y, A, B, C);
  output
                               PWR 高粱住 V_dd
  input
           A, B, C;
           GND;
  supply0
  supply1
            PWR;
  wire
             w1, w2;
                     护洪制
                                               nmos
  pmos
             (Y, PWR, A);
  pmos
             (Y, PWR, B);
                                               WZ
           (Y, PWR, C);
  pmos
             (Y, w1, A);
  nmos
             (w1, w2, B);
  nmos
             (w2, GND, C);
  nmos
endmodule
```


# **Implicit Structural Description of a Half Adder**

- An implicit structural model uses pre-defined language operators and concurrent "continuous assignment statements" to implement logic with implicit binding to generic hardware.
- Implicit structural models can be translated easily by synthesis tools to create optimal combinational logic.

# **Implicit Structural Description of a NAND Gate**

```
module nand2_assign (A1, B1, O);
input         A1, B1;
output     O;

assign     O = ~(A1 & B1); // bitwise nand
endmodule
```



# Implicit Structural Description of a 4x1 MUX

```
module mux4_assign (a, b, c, d, select, y_out);
                                   多种产
             a, b, c, d;
   input
   input
               [1:0] select;
   output y_out;
   assign
            y out = (a && !select [1] && !select [0]) ||
                       (b && !select [1] && select [0]) ||
                                                         0 |
                       (c && select [1] && !select [0]) ||
                                                        0 1
                       (d && select [1] && select [0]);
endmodule
                                           MUX
                                                        y_out
                                            4x1
                                   d -
```

select[1] select[0]


#### **Hierarchical Decomposition**

```
module TOP_MOD (); // declaration
A_MOD(); // instantiation

A_MOD(); // instantiation

Heading the standard of 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     TOP_MOD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              A_MOD
     記載数数 module A_MOD(); // declaration
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              B MOD
                                                                                                               endmodule
                                                                                                               module B_MOD(); // declaration
                                                                                                               endmodule
```

#### Design of a Full Adder



ab

ab + (a⊕b) c\_in

- c\_out

#### Structural Description of a Full Adder

**module** add\_full\_struct (sum, c\_out, a, b, c\_in); input a, b, c\_in; **Instance** name output sum, c\_out; 1. The use of an instance name with a w1, w2, w3; wire primitive is optional. ▶2. A module instance must always have a name. (c\_out, w2, w3); 'or M1 (w1, w2, a, b); Add\_half M2 (sum, w3, c\_in, w1); Add\_half endmodule M2 (a⊕b)⊕c\_in c in • ■ sum Add half a⊕b (a⊕b) c in w3 а Add half w1 b w2 ab M1 ab + (a⊕b) c\_in 28

### Implicit Structural Description of a Full **Adder**

```
module add_full_assign (sum, c_out, a, b, c_in);
   output
               sum, c_out;
   input a, b, c_in;
             sum = a ^ b ^ c_in; // bitwise exclusive-or
   assign
   assign
              c_out = (a & b) | (b & c_in ) | (a & c_in);
endmodule
```



_ab\c_in	0	1	_ab\c_in	0	1
00	0	1	00	0	0
01	1	0	01	0	1
11	0	1	11	1	1
10	1	0	10	0	1

$$sum = a \oplus b \oplus c_in$$

$$sum = a \oplus b \oplus c_in$$
  $c_out = ab + bc + ca$ 

# Two Alternatives for Continuous Assignment

endmodule

```
module bit_or8_gate1 (y, a, b);
             [7:0] a, b; array
   input
   output [7:0] y;
   assign y = a \mid b; // bitwise or
                                                 bit_or8_gate
endmodule
module bit_or8_gate2 (y, a, b);
   input
           [7:0] a, b;
                                 a[7]b[7] a[6]b[6] a[5]b[5] a[4]b[4] a[3]b[3]a[2]b[2]a[1]b[1]a[0]b[0]
   output [7:0] y;
   wire [7:0] y = a | b;
```

y[6]

y[7]

y[5]

y[3]

y[4]

y[0]

y[1]

#### Multiple Instantiations and Assignments

```
module multiple_gates (a1, a2, a3, a4, y1, y2, y3);
            a1, a2, a3, a4;
  input
  output y1, y2, y3;
  nand #1 G1(y1, a1, a2, a3), (y2, a2, a3, a4), (y3, a1, a4);
endmodule
module multiple_assigns (a1, a2, a3, a4, y1, y2, y3);
  input
           a1, a2, a3, a4;
  output y1, y2, y3;
  assign #1 y1 = a1 ^ a2, y2 = a2 | a3, y3 = a1 + a2;
endmodule
```

### Port Connection by Position Association

```
module parent_mod;
  wire [3:0] g;
  child_mod G1 (g[1], g[0], g[3], g[2]);
endmodule
module child_mod (sig_a, sig_b, sig_c, sig_d);
  output
           sig_a, sig_b;
                                      parent_mod
  input
               sig_c, sig_d;
  // module description goes here
                                         g[1] g[0] g[3]
                                                           g[2]
endmodule
                                         sig_a sig_b sig_c sig_d
```

child\_mod

### Port Connection by Name Association

```
module parent_mod;
  wire [3:0] g;
  child_mod G1 (.sig_c(g[3]), .sig_d(g[2]), .sig_b(g[0]), .sig_a(g[1]));
endmodule
module child_mod (sig_a, sig_b, sig_c, sig_d);
  output
           sig_a, sig_b;
                                      parent_mod
  input
           sig_c, sig_d;
  // module description goes here
                                         g[1] g[0] g[3]
                                                            g[2]
endmodule
                                         sig_a sig_b sig_c sig_d
```

child\_mod


#### Two Alternatives for a 4-Input AND Gate

```
module and4_assign_1 (x_in1, x_in2, x_in3, x_in4, y_out);
  input
             x_in1, x_in2, x_in3, x_in4;
  output
           y_out;
  assign y_{out} = x_{in1} & x_{in2} & x_{in3} & x_{in4};
endmodule
module and4_assign_2 (x_in, y_out);
              [3:0] x_in;
  input
  output y_out;
                                  x_in[3] -
  assign y_out = & x_in;
                                 x_in[2] -
              X_in被此代及
                                                          y_out
endmodule
                                x_in[1]
                                  x_in[0]
```

#### RTL Description of a Half Adder

```
module add_half_rtl (sum, c_out, a, b);
  input
              a, b;
  output sum, c_out;
  reg
               sum, c_out;
  always @ (a or b)
                                a
                                                           sum
                                b
  begin
       sum = a \wedge b;
       c_out = a & b;
                                                         c_out
  end
endmodule
```

# RTL Description of a Flip-Flop



### Algorithm-Based Description of a 4-Input AND Gate

```
module and4_alg (y_out, x_in);
               [3:0] x_in;
   input
               y out;
   output
               y_out;
   reg
                k;
   integer
   always @ (x_in) // x_in[3] or x_in[2] or x_in[1] or x_in[0]
   begin: and loop
       y_out = 1;
       for (k=0; k \le 3; k = k+1)
           if (x in[k] == 0)
                                        x_in[3]
           begin
                                       x_in[2] =
               y out = 0;
                                                                  y_out
                disable and_loop;
                                  x_in[1] •
           end
                                        x_in[0] •
                    break
   end
```

#### **Module Interconnection**

- Modules may contain instantiations of other modules.
- A hierarchical structure of modules is implicitly created by nested module instantiations.
- Modules are interconnected by ports.
- Modules may connect to other modules and primitives.
- Models having different levels of abstraction can be mixed in a design hierarchy, e.g. gate-level and behavioral.

#### **Mixed Levels of Abstraction - Ex1**

```
module mod_A(); // structural
  nand(); ...
endmodule
module mod_B();
                    // behavior/algorithm
  always ...
endmodule
                     // data flow
module mod_C();
  assign X = ...
                              module top_of_design
endmodule
                        mod_A
                                     mod_B
                                                 mod C
```

#### Mixed Levels of Abstraction - Ex2


```
module mixed_levels (data_in, enable, clk, q_out);
      input
                data_in, enable, clk;
      output
               q_out;
不绑定 reg
          q_out;
解す wire (予算な)data, data_in, enable, clk;
      always @ (posedge clk)
                                         // behavioral statement
           q out = data;
                                         // procedural assignment
                                                     siantiation 解脈問期議制能

記律


一种

一种
                                   // primitive instantiation
      nand (data, data_in, enable);
   endmodule
                                mixed levels
                         data_in
                                        data
                                                        -≢q out
                                                                        40
```

# Structured Top-Down Design Methodology (1/2)



# Structured Top-Down Design Methodology (2/2)



#### Add\_half & Add\_full

```
module Add_half (s, c, a, b);
                                module Add_full (s, c_out, a, b, c_in);
   output
                                   output
                                                s, c_out;
               S, C;
               a, b;
                                   input
                                                a, b, c_in;
   input
               c_bar;
                                                s1, c1, c2, c out bar;
  wire
                                   wire
   xorf201
               G1 (s, a, b);
                                   Add_half
                                                M1 (s1, c1, a, b);
               G2 (c_bar, a, b);
                                   Add_half
                                                M2 (s, c2, s1, c_in);
   nanf201
   invf101
               G3 (c, c_bar);
                                   norf201
                                                G3 (c_out_bar, c1, c2);
endmodule
                                   invf101
                                                G4 (c_out, c_out_bar);
                                endmodule
```


#### Add\_rca\_4

```
module Add_rca_4 (sum, c_out, a, b, c_in);
   input
                [3:0]
                        a, b;
   input
                        c_in;
   output
                [3:0]
                        sum;
   output
                        c_out;
                        c_in2, c_in3, c_in4;
   wire
  Add_full
                M1 (sum[0], c_in2, a[0], b[0], c_in);
                M2 (sum[1], c_in3, a[1], b[1], c_in2);
  Add_full
  Add_full
                M3 (sum[2], c_in4, a[2], b[2], c_in3);
   Add_full
                M4 (sum[3], c_out, a[3], b[3], c_in4);
endmodule
```

#### Add\_rca\_16

```
module Add_rca_16 (sum, c_out, a, b, c_in);
  input
              [15:0] a, b;
  input
                     c_in;
  output [15:0] sum;
  output
                     c out;
  wire
                     c_in4, c_in8, c_in12;
  Add_rca_4 M1 (sum[3:0], c_in4, a[3:0], b[3:0], c_in);
  Add_rca_4 M2 (sum[7:4], c_in8, a[7:4], b[7:4], c_in4);
  Add_rca_4 M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);
  Add_rca_4 M4 (sum[15:12], c_out, a[15:12], b[15:12], c_in12);
endmodule
```

#### **Design Hierarchy**



#### Add\_4\_assign

```
module Add_4_assign (sum, c_out, a, b, c_in);
input [3:0] a, b;
input c_in;
output [3:0] sum;
output c_out;

| hit \( \frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\f
```

#### Add\_16\_mix

```
module Add_16_mix (sum, c_out, a, b, c_in);
  input
              [15:0] a, b;
  input
                     c_in;
  output [15:0] sum;
  output
                     c out;
  wire
                     c_in4, c_in8, c_in12;
  Add_rca_4 M1 (sum[3:0], c_in4, a[3:0], b[3:0], c_in);
  Add_rca_4 M2 (sum[7:4], c_in8, a[7:4], b[7:4], c_in4);
  Add_4_assign M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8);
  Add_4_assign M4 (sum[15:12], c_out, a[15:12], b[15:12], c_in12);
endmodule
```

## [0:7] きのうう にうう編號

### **Array of Instances of NOR Gates**


```
module array_of_nor_2 (y, a, b);
module array_of_nor_1 (y, a, b);
                                                   [0:7] y;
                                       output
          [0:7] y;
  output
                                       input [0:7] a, b;
  input [0:7] a, b;
                                             M1 [0:7] (y, a, b);
                                       nor
  nor (y[0], a[0], b[0]);
                                    endmodule
  nor (y[1], a[1], b[1]);
  nor (y[2], a[2], b[2]);
  nor (y[3], a[3], b[3]);
                                         a[0:7] b[0:7]
  nor (y[4], a[4], b[4]);
  nor (y[5], a[5], b[5]);
  nor (y[6], a[6], b[6]);
   nor (y[7], a[7], b[7]);
endmodule
```

y[0:7]


#### A 4-Bit Slice Ripple-Carry Adder

```
Add_full M0 (sum[0], carry[1], a[0], b[0], c_in);
Add_full M1 (sum[1], carry[2], a[1], b[1], carry[1]);
Add_full M2 (sum[2], carry[3], a[2], b[2], carry[2]);
Add_full M3 (sum[3], c_out, a[3], b[3], carry[3]);
```

Add\_full M [3:0] (sum, {c\_out, carry[3:1]}, a, b, {carry[3:1], c\_in});




#### **Eight-Bit Register**




#### Four-Stage Pipeline of Registers

```
array_of_flops M0 (pipe[7:0], data_in, clk, set, rst);
array_of_flops M1 (pipe[15:8], pipe[7:0], clk, set, rst);
array_of_flops M2 (pipe[23:16], pipe[15:8], clk, set, rst);
array_of_flops M3 (q[7:0], pipe[23:16], clk, set, rst);
```

array\_of\_flops M [3:0] ({q, pipe}, {pipe, data\_in}, clk, set, rst);



### / Two-Bit Comparator



$$A_{It}B = A1'B1 + A1'A0'B0 + A0'B1B0$$

$$A_gt_B = A1B1' + A0B1'B0' + A1A0B0'$$

 $A_{eq}B = A1'A0'B1'B0' + A1'A0B1'B0 + A1A0B1B0 + A1A0'B1B0' = (A1 <math>\odot$  B1)(A0  $\odot$  B0)

### Structural Description of the Comparator

```
module compare struct (A1, A0, B1, B0, A_It_B, A_gt_B, A_eq_B)
   input
            A1, A0, B1, B0;
   output A_lt_B, A_gt_B, A_eq_B;
              w1, w2, w3, w4, w5, w6, w7;
  wire
   or (A_lt_B, w1, w2, w3);
   nor (A_gt_B, A_lt_B, A_eq_B);
   and (A_eq_B, w4, w5);
                           A1 -
   and (w1, w6, B1);
                           B1 •
   and (w2, w6, w7, B0);
                                                                  - A It B
                           A0 -
   and (w3, w7, B1, B0);
                           B0 -
  not (w6, A1);
                                                                  - A gt B
   not (w7, A0);
  xnor(w4, A1, B1);
                                                                  A eq B
  xnor(W5, b0, a0);
endmodule
```

### 3

## "assign" Description of the Comparator (A)

```
module compare_assign_a (A1, A0, B1, B0, A_lt_B, A_gt_B, A_eq_B)
  input
              A1, A0, B1, B0;
  output A It B, A gt B, A eq B;
  assign
              A It B =
              (~A1) & B1 | (~A1) & (~A0) & B0 | (~A0) & B1 & B0;
  assign
            A gt B =
              A1 & (~B1) | A0 & (~B1) & (~B0) | A1 & A0 & (~B0);
              A eq B =
  assign
              (~A1) & (~A0) & (~B1) & (~B0) | (~A1) & A0 & (~B1) &
  B0 | A1 & A0 & B1 & B0 | A1 & (~A0) & B1 & (~B0);
endmodule
```

### 4.

# "assign" Description of the Comparator (B & C)

```
module compare assign b (A It B, A gt B, A eq B, A1, A0, B1, B0)
             A_{lt}B = (\{A1, A0\} < \{B1, B0\});
  assign
  assign A_gt_B = (\{A1, A0\} > \{B1, B0\});
  assign A_{eq} B = (\{A1, A0\} = \{B1, B0\});
endmodule
                                                2 bits
module compare_assign_c (A_It_B, A_gt_B, A_eq_A, A, B)
             A_It_B = (A < B);
  assign
  assign A_gt_B = (A > B);
  assign A_eq_B = (A == B);
endmodule
```



# **Algorithmic Description of the Comparator**

```
module compare_alg (A_lt_B, A_gt_B, A_eq_B, A, B)
   input [1:0] A, B;
   output A_lt_B, A_gt_B, A_eq_B;
       A It B, A gt B, A eq B;
   req
  always @ (A or B)
  begin
       A It B = 0; A gt B = 0; A eq B = 0;
       if (A == B)
           A eq B = 1;
                                                        A_It_B
        else if (A > B)
                         A1 ■
                                                                → A It b
                                                         reg
           A gt B = 1;
                                                       A_gt_B
                           B1 ■
                                       BEHAVIORAL
        else
                                                                -■ A gt b
                                                         reg
                                       STATEMENT
                           A0 ■
           A It B = 1;
                                                       A_eq_B
   end
                           B0 ■-
                                                                - A eq b
                                                         reg
endmodule
```

57

#### **Conclusions**

- All the five descriptions of the comparator are equivalent.
- A synthesis tool will create the same optimal physical realization for each description.
- The descriptions vary only in their complexity and readability.
- Good descriptions: compare assign c and compare alg.



### **Representation of Numbers**

Number	#Bits	Base	Dec Equiv	Stored
2 <u>b</u> 10	2	Binary	2	10
3'd5 3'o5	3	Decimal &	5 5	101 101
8'05 8' <u>h</u> a <sub>error</sub>	8	Octal Hex <sub>76</sub>	5 10	00000101 00001010
3'b5 ,作为第 3'b01x	Not Valid!	Binary		01x
12' <u>h</u> x,填满	12	Hex -	-	XXXXXXXXXXX
8'hz 8'b0000 0001	8	Hex - Binary	1	ZZZZZZZZ 00000001
8'b001	8	Binary	1	00000001
8'bx01 'bz	o unsized	Binary Binary	-	xxxxxx01 z z (32 bits)
8'HAD	8	Hex	173	10101101