Comparing the Performance of 4-bits Adders Topologies on Sub 32nm Bulk CMOS Technologies

Albano Borba¹, Vagner Rosa¹ and Cristina Meinhardt²

¹Universidade Federal do Rio Grande - FURG ² Universidade Federal de Santa Catarina - UFSC


Introduction

Adders are very important circuits within combinational logic, serving as the basis for the implementation of several arithmetic functions. This work presents a comparative study on some models present in the literature on *n-bits* adders, from electrical simulations.


Methodology

- A architectures:
 Ripple-Carry,
 Carry-Lookahead,
 Carry-Select and
 Kogge-Stone Adder:
 - 4 bits;
 - Mirror CMOS FA.
- 16 and 32 nm CMOS technology (PTM);
- Electrical Simulation (Ngspice);
- Models will be verified and compared in delay and power consumption.


Mirror CMOS Full Adder




Ripple-Carry




Carry-Lookahead






Kogge-Stone Adder



Calculate Gi:j = Gi:k + Pi:k · Gk-1:j
Calculate Gi:j = Gi:k + Pi:k · Gk-1:j and Pi:j=Pi:k · Pk-1:j

Evaluation Flow



Results


Signal Propagation Times

Model	Longer delay times (ns)		Average (ns)	
	32nm	16nm	32nm	16nm
Ripple-Carry	0.932	0.806	0.297	0.249
Carry-Lookahead	0.613	3.565	0.387	0.637
Carry-Select	0.543	0.404	0.360	0.337
Kogge-Stone Tree	0.549	1.393	0.469	0.497

Energy Consumption

Model	Higher energy costs (fJ)		Average (fJ)	
	32nm	16nm	32nm	16nm
Ripple-Carry	5.588	3.587	1.90	1.81
Carry-Lookahead	3.888	1.733	1.61	0.76
Carry-Select	6.916	0.353	4.14	0.15
Kogge-Stone Tree	7.515	9.107	4.15	5.19

Normalized PDP



Ripple-Carry adder presented a good power consumption coupled with the penalty of the longest path to carry-out generation. Carry-Lookahead model was more efficient than the first in terms of signal propagation time and the lowest average energy consumption for 32nm.

Conclusions

The models presented expected characteristics regarding the observed variables. Finally, the Kogge-Stone Tree adder had a good delay time but a high power consumption for their 4-bit simulation. These architecture of n-bit adders probably reaches better results for 16 bits adders or more.

Thus, the next steps are to perform the simulations for 8, 16, 32 and 64 bits with the same analysis of propagation delay and power consumption.

References

- M. Alioto and G. Palumbo, Analysis and comparison on full adder block in submicron technology,IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 6, pp. 806823, 2002.
- C.-H. Chang, J. Gu, and M. Zhang, A review of 0.18um full adder performances for tree structured arithmetic circuits, IEEE Transactions on very large scale integration (VLSI) systems, vol. 13, no. 6, pp. 686695, 2005.
- W. Zhao and Y. Cao, New generation of predictive technology model for sub-45 nm early design exploration, IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 28162823, 2006.
- PTM. Predictive Technology Model. http://ptm.asu.edu. [5] P. Nenzi and H. Vogt, Ngspice users manual version 23, 2011.
 P. M. Kogge and H. S. Stone, A parallel algorithm for the efficient solution of a general class of recurrence equations, IEEE transactions on computers, vol. 100, no. 8, pp. 786793, 1973.









