

## \* Motivation to Learn ARM-Cortex:

■ used in most Microcontroller today:

- 1] Battery power Devices ex: health monitoring Fitness Tracking.
- 2] Automotive Apps.
- 3] IoT Apps.
- 4] Mobile & Home Apps.
- 5] home & Building Automation.
- 6] Toys & Consumer Product.
- 7] Pc & mobile Accessories.
- 8] Test & measurement Devices.

■ most of the famous MCU manufacturers producing MCs based on ARM:

- 1] TI  $\Rightarrow$  Texas Instruments  
"Low Power Battery Based Apps."
- 2] ST  $\Rightarrow$  High + medium + Low Performance MCU
- 3] Toshiba  $\Rightarrow$  measuring Equipments & meters.
- 4] NXP
- 5] Microchip
- 6] Board Communication  $\Rightarrow$  wireless Connectivity
- ...

■ manufacturers Love ARM Cortex-M For:

- 1] its minimal Cost.
- 2] minimal Power.
- 3] minimal Silicon.
- 4] 32-bit processor will boost Computational Performance with the Same Price of 8 & 16 bit processors
- 5] Ultra Low power to High performance based Apps.
- 6] processor is Customizable include FPU, DSP, MPU, etc.
- 7] Very powerful & Easy to use interrupt Controller which ~~offer~~ support 255 Exceptions  $\rightarrow$  15 system Exception  $\rightarrow$  240 Interrupts
- 8] RTOS friendly in which it provides Some system Exceptions, processor Operational Modes, Access Level Configuration, stack Model helps develop secured RTOS related Apps.
- 9] its Instruction set is Rich & memory Efficient, it uses Thumb instruction set (16 bit), ARM instruction set (32 bit).

now we use Thumb 2 Instruction Set [16 bit & 32-bit].

"most uses"

\* ARM Cortex-M cannot Execute ARM instruction Set, it uses Thumb2 instr. which give the same Efficiency & Power of the 32 ARM Set but in 16 bit format.

- 1] ARM provides a lot of documentation & Reference manuals, user Guide.



# Microcontroller Architectures:

There are 2 Architectures:

1) Von neuman & 2) Harvard

1) Von neuman

Vanneuman:

Advantages:

- 1] simple in S.W
- 2] " " H.W

Disadvantages:

→ no pipelining [slow] & low throughput.

2) Harvard:

Advantages:

- 1] Pipelining "High throughput"
- 2] Address not Incremental

Disadvantages:

2] Complexity in H.W & S.W

\* In Harvard we have 2 Type of Connections:

1] memory map Connection:-




1] Simplicity in S.W

2] Lower Stage in pipeline


2] Port map Connection:-

1] Complexity in S.W & H.W

2] Extra pipeline Stage



\* In AVR Architecture:




For Ex: Port A 0x20 (0x90)

\* Complexity & Extra H.W

← في ال AVR هو عبارة عن Harvard Arch ودا بيديني ميزة ال pipelining و لكن ال AVR و فريلي ميزة كويسة وهي أننا أدنى 2 اختيار ما بين ال memory map وال port map ودا لو أنت عايز تكتب C فانت كدا لازم تستخدم memory map والطريقة دي أسرع في ال Dev. ولكن هتفقدن جزء من ال pipelining، هو هيفضل موجود ولكن ليس بشكل كامل، لو عايز تستخدمه بشكل كامل فلازم تستخدم ال port map وهنا هتضطر تكتب Assem. علشان تعرف توصل ال I/O Peripherals

\* Data Bus in AVR to Flash is 16 bit  
\* " " " " to RAM is 8 bit

\* In ARM Architecture:




\* writing C, You Can access any memory.

\* Using pipeline of Harvard.



## \* Lec 2 $\Rightarrow$ memory map

Explanation of mapping of different Peripheral Registers & memories in the processor addressable region, depend on size of address bus, This is called memory map.



This address bus is 32 bits, so it can access up to 4G Locations starting from 0  $\rightarrow$  0xFFFFFFFF

### \* memory map:

$\rightarrow$  This Regions are fixed by The processor designer, Can't be changed.

\* program Code could be Executed from SRAM Region.

Vendor Specific memory
Private Peri. Bus
External devices
External RAM
Peripherals
SRAM
Code

### 1] Code Region:

0.5GB  $\Rightarrow$  0  $\rightarrow$  0x1FFFFF

- Code memory is Connected here 512MB is very Big for most vendors, connect as MAX1MB
- usually for bigger code memory than MCU internal flash, we go for External Flash.
- processor by default fetches instructions & vector Table information from This region.
- directly after Reset, you can change this by the boot pins of the Mc.

### 2] SRAM Region :

- Next 512 MB, 0x20000000  $\rightarrow$  0x3FFFFFFF
- mainly for Connection of internal SRAM
- 1<sup>st</sup> 1MB of the SRAM Region is bit bandable Region "bitaddressable Region".

\*(U8\*)(1000) |= 1 << 0;

$\rightarrow$  Read, modify, write

1clk 1clk 1clk

$\therefore$  3 clock cycle to write 1



\*(U8\*)(2000) = 1;

$\rightarrow$  1 clock cycle.

- bit banding Can be used for bit banging "Stream of bits"

### 3] Peripheral Region :

- Next 512MB  $\rightarrow$  0x40000000  $\rightarrow$  0x5FFFFFFF
- used mostly for on-chip peripherals.
- Like SRAM, 1<sup>st</sup> 1MB of This Region is bit "banding" addressable Region.

\*\* if the bit band feature included \*\*

- Processor peripherals are not here [Nvic..]
- This is an Execute Never Region. ##
- Tying to Execute Code from this region will Triggering fault Exception.
- Basically this is to prevent code injection attacks, Like SB can transmit code through the peripheral & make processor execute the code.



## 4] External RAM:

\* Suppose you need more RAM for your project, i.e. Some Graphics related project. So you can connect External RAM to this Region. # Can Execute Code.

## 5] External Device Region:

\* 1 GB.

- ~~Intend~~ Intended for External Devices and or Shared memory.

# Execute Never Region #

## 6] Private Peripheral bus Region:

- This Region includes [NVIC, SysTick, SCB, ...]  
- Execute Never region. (XN)

## Bus protocols & Bus Interface:

ARM provides [AMBA]: Advanced MC Bus Architecture, standard for on-chip Comm.

• AMBA supports several bus protocols:


- 1- AHB Lite [AMBA High Performance Bus].
- 2- APB [AMBA Peripheral Bus].

\* On-chip Communication means Communication between Processor & memory & peripherals.

## ⇒ AHB & APB: "Bus Protocols"

- 1- AHB Lite is mainly used for the main Bus interfaces.
- 2- APB is used for PPB Access & Some on-chip peripherals, using an AHB-APB Bridge.
- 3- AHB Lite bus is majorly used for High Speed Communication with peripherals that need high operation speed.
- 4- APB is used for Low speed Comm. Compared to AHB, most peripherals that don't require Hi-perf. are connected to ~~APB~~ APB.

■ Processor gives out 4 bus interfaces:



# 3 AHB buses & 1 APB.

# 2 buses interfaces for the Code region!

1] I-Bus: used for instruction fetch & Vector table Read

2] D-Bus: used for data Access in The Code Region [Like Const.]

# So Fetching Data & Instruction can be done at The Same Time #

3] S-Bus: vari. bus on chip peripherals & memories.

4] PPB-Bus: used for Core peripherals



# Processor vs Processor Core

## #Inside the Core:



- 1- ALU
- 2- Decode & Execute Circuit [CU]
- 3 - Register File
- 4- Pipeline Engine

M3 & M4 only have One Core.

## #Feature of Cortex-Mx Processors:

- 1- Operational Modes
- 2- Different Access Level
- 3- Register Set of the Processor [Core Register].
- 4- banked Stack Design [stack Memory handling]
- 5- Exceptions & Exceptions Handling.
- 6- Interrupt handling
- 7- Bus Interfaces & Bus Matrix
- 8- Memory Architecture [Bit Banding, memory map, ....]
- 9- Endianness
- 10- Aligned & UnAligned Data transfer.
- 11- Boot Loader & IAP Programming

## 1 Operational Mode of the Processor

[M0, M3, M4].

### There are 2 Modes:

- 1 Thread Mode [AKA User Mode].
- 2 Handler Mode.

- 1 All your Code will run [Execute] under Thread Mode of the Processor
- 2 All the Exception handlers [ISRs] will run under "handler Mode", either it was system Exception or Peripheral Interrupt.
- 3 processor always starts with Thread Mode.
- 4 Whenever ISR starts, Core changes its mode to handler mode.
- 5 In handler mode, you have full Control over all the processor, system level, Register, Interrupt Config., Control Registers.
- 6 In Thread mode, you may have Control or you may not have Control depending on access level.



## ■ Access Levels :-

1 Processor offer 2 access Levels:

a) Privileged Level (PAL)

b) non privileged access Level [NPAL]

2 if your Code is running with PAL then your Code have full access to all the processor resources, restricted registers, system level registers which are protected by the processor it self!!

3 if your Code is running with NPAL, then your Code may not have access to some of the restricted registers of the processor.


4 By default, your Code will run in PAL

5 when processor in thread mode it's possible to move processor to NPAL then it's not possible to get it back to PAL, unless processor changes to handler mode.

6 Handler mode Code Execution is always with PAL.

7 use the **CONTROL** register of the processor if you want to switch between the access levels.

8 In Handler Mode you can Config. whether it will return on PAL or NPAL.



## ■ Benefits:

1 When a user program goes wrong, it will not be able to corrupt control registers, most common use in RTOS [Kernel & Tasks]


PAL      NPAL

2 MPU Can block some regions from program user.



### 3 Core Registers:

- 1  $R_0 \rightarrow R_{12}$  (GPRs)
- 2 all Core Registers are 32 bits Size
- 3  $R_{13}$  is Called SP (stack pointer), use to track stack memory.
  - \* PSP  $\Rightarrow$  Process / Program Stack pointer
  - \* MSP  $\Rightarrow$  Main Stack pointer.
  - # Banked versions of SP.
- 4  $R_{14}$  is Called LR (Linked Register), used to save the return info from ISR, Subroutine, function call.
- 5 Program Counter (PC), Contains Current program address, Bit[0] of this register is Loaded into T-bit & must be 1.



bL: branch with Link  
 update PC & LR  
 bx: branch Indirect  
 $PC \leftarrow LR$

### Special Registers:

\* 5 Registers [ $PSR^1$ ,  $PRIMASK^2$ ,  $FAULTMASK^3$ , ~~BASEPRI~~  $BASEPRI^4$ ,  $CONTROL^5$ ]

1 **PSR**: Program Status Register, hold status of current Execution of the program this Register is Collection of 3 different registers.

1 **APSR**: APP. Prog. Status Register (Flags)

2 **IPSR**: Interrupt prog. Status Register, Containe ISR number.

3 **EPSR**: Execution program Status Reg.

### branching Instruction:

bx Address 0b 0100010... bit0  
 0b 0100010... bit1

1 PC = address

2 get bit0 off address, give it T-bit [EPSR].

\* if (T) bit of the EPSR  $\xrightarrow{0: ARM SET}$  is set to (1), processor thinks that the Instruction which is about to Execute is from (Thumb) Instruction Set.

\* if T-bit is (0), Processor thinks that the Next Instruction which about to Execute is from (ARM) Instruction Set.

\* ARM Cortex-Mx Processors only Support Thumb set, so T-bit must be always 1 if it be Comes (0) it results in processor fault. #

PC bit (0) & T bit are physically Connected so most Instruction that update PC will update T-bit, bx, bxL