


@ It takes care of compiler to generate the platform based code by taking the binary as input



Any architectuse is designed to implement execut assumbly language

Eg: CISC (complex instruction set Computer) RISC (Reduced intronction Set Computer) DRM -> often 32-bit/64-bit architecture word sizes FIDE WINTE

Two popular tems are 1. Instruction a. word


- *Instruction: Fundamental unit of work/operation
 - d judete distant (No of) promiser at a 10) 1. anith motic
 - a. logical
- 3. Parogram flow Control 4. Load/ storce 2012 (promont shot) promon mass
- locals, clobals, static which get motion * word: Fundamental operand size for each operation.
 - =0- If we send "OXFF" as operand then Bypass instruction will be executed


Here word = operand size = 8 bits/ 1 byte and Instruction happened is Bypak instruct

wets refer situary through smill smothers up out out of the

grad court in word appears for set to target party . MAHZ bun Apolt Willet

Testard baseous scenarios q






Different type of memones whatshould

- (a) code memony (Flash) which stokes code and some data (const, init values)
- (b) SRAM memory (data memory) stores data like locals, Globals, Static which get initialised at the run time.
- (c) General peripheral registers
- dicpu cohe hegistess like General purpose and spenal


16 hegisters (Ro-Riz, Riz(SP), Riu(M), Ris(PC))
5 special purpose registers

DFor the coo operations like arithmentic, algos etc., these registers are not enough hence it takes help from Flash and SRAM.



> cpu uses load took load data/instr from memory and store to stoke the data back to memory > ten be this architecture is called load-store architecture

Read-modify-wsite




-) any manipulations leaser than byze is handled by horsdware

- NO CPU load/store

Africag slowing sout of day tomothers but

vertiles at 199 marches of M refers one



Inside costex m processor, interconnection blow the AMBA protocol, AMBA - advanced microcontroller bus architecture

Form costex M processor, AHB Flash I code o To code mem (Flash)-+ AHB Flash D code? enables TO SRAM (data) _ AHB 845tem bus AHB => AMBA high performance bus

AHB > Bridge > APB. AHBTOAPD

APB => AMBA periph bus.

also corden M to External PDB to debugger to Internal ppB to. Core private periph

9.00 (Fee) OF OHE

, We was the first that

Memory alignment:

- → 10ad- Store architecture
- -> Load: data is loaded into cpu
- data is operated om
- -> Stoke: Data is stored back into memory
- @ Each byte has unique address
- \$ 80, in ARM 32 aschitecture 238 => 44B of addresser are possible
- ® Most of the math applications are performed with ...
 I Byte, half word and word size data
- B ISA gives 3 types of wad-stores such as byte, half word and word load stores

Assumbly load/strok instr

LDR -> load word

STR -> Stree word

LDRH -> load unsigned the word

LDRSH-> load signed half word

STRH-> store unsigned half word

STRSH-> Store signed half word

LDRB -> load unsigned byte

LDRSB -> load signed byte

STB -> store unsigned byte

STJB -> Store signed byte


at one oload/ston cycle
happens at maximum
of word size and min of
byte"

June muchal offil


X1 5/21

CHIPMANG

421 ACAT



without padding



no alighmed but packed cpu mose efficient memory mose efficient

memory mefficient and beautiful for the state of the stat

It speed optimisation -	pata aliemment	FOR E	or 1
	no padding	speed opti	memory
If memory optimisationi-	+ Data packed	speed copi data alishmen	data packed
DE SOLD It sold source to -	-padding	18 18 C	1172
and the first of the first the	the out he you are	Light	11373

HAR SHIP ENDINE

-6F2 (- 47 F2

sked kenselab beet a again

@ ENDIANNESS TOWN 10 LOW THAT BEING BOOK CHEEN

ust hoove that be soon with come Big Endiair MSB at lowest address LSB at highest address

Little Endian: MSB at highest address Less at lower address

Bis Endia OXIO AB 101 O FF 1,02 00 103

OX ABCDEFOD LSB MB

CO POIXO EF 101 63020 3/00 CD

god and three out is

Code mem: - mot confishrable and it is little endian data mem: to be confishrable but by default little endian

with the and the opening of the office of the

Compiler attributes

-) attributes can give specific details on how to compile code for 1. Variables

2. Structures and structure variables
3. Functions.

es struct struct-names

3 __ attribute__((Packed));

inte-t foo - - attrobuk -- ((alisted (4));

Example with "aligned" Keyword:

typeder Struct &

inte t Vari; manage

in+32_t varz;

ints_t Vars;

3 __attrobut __ ((alimed))

that equals 12 bytes but a 16 = 24 is nears to '12'. It will give 16 bytes

If _ attrobute _ ((packed))

Then It may occupy 6 bytes

1774 1 10 601 51

== - attribute - ((always_intine)) intire

Pragmas in a street some box and an extensive the street street

push/pop: adds extra option to compiler optimise: specify a certain level of optimisation block of code

PER DE

pragma occ push

pragma occ optimise("00")

intoz


2


pragma Cicc pop.

Memory map and registers

(PU) RO-RIS > (RO-RIZ, RIZ(SP), RIV(LR), RIS(PC)) = general purposes
PSR, PRIMASK, FAULTMASK, BASEPRI, (ONTRO) => Spe Cial purpor
regulation

That there is that






Typical register memorils


- -> Internal core CPU
- -> Internal private periph
- -> External private periph
- hen periph memory


LAGD 248 spend org CPU cose registers YOURTH ANNAY 30-316 => 30 to 712-10,000 PSA - prog Status ofg Exception Mark res 1813 -> PC Gereral dint la link ses) purposic neg + BASEPET 926-518 VIG 150 12 1997 Control registers

TOO EARL WOITING


124 (yr 191)







Register definition files



- It has to be through registers accordand.
- → Resister definition files helps to understand the definition of segs and also the bit fields associated with that segister

Reg definition tile makes code morse readable and portable

-) It can be done 1) directly dereference 2) structure overlay

above is done in only 1 line of Codo but it is not readable so we can we Macros

Holding HWREG 8(2) (* (volatile uinte_t*)(2))

define HWREG32(2) (* (volatile uints6t*)(2))

define HWREG32(2) (* (volatile uints2-t*)(2))

#define TAOCTL (HWREGIB(OXYONO_0000))

TAOCTL = 0x0202 \$\frac{1}{2} \langle \text{(Evolatile uintle-t*)(oxyono_0000)} = 0x0000

#define TADR (HWREGIB (0x4000_0010))

TADR = 0x0102 \langle \text{(Volatile uintle-t*) (0x4000_0010)} = 0x0202

Note: "Volatile" is needed above to not to optimise the code by the compiler.