


Embedded system development environment


I/p



→ Target is to write as much software code as platform as well as architecture independent


Platform #1


KL252 Exec program



Platform #2

MSP432 platform






* Here, Binary interface specifies details of how the executables must run on this architecture


* This is taken care by EABI (embedded application binary interface)

* It takes care of Compiler to generate the platform based code by taking the binary as input



EABI provides details about:-

- (a) Code/data storage requirements
- (b) Register use/word size
- (c) Addressing mode (direct/indirect)
- (d) Calling Conventions
- (e) Helper Functions and libraries



→ Any architecture is designed to implement ~~either~~ assembly language

Eg:- CISC (Complex Instruction Set Computer)

RISC (Reduced Instruction Set Computer)

ARM → often 32-bit/64-bit architecture
word sizes

Two popular terms are 1. Instruction
2. word

* Instruction: Fundamental unit of work/operation

1. arithmetic
2. logical
3. program flow control
4. load/store


* word: Fundamental operand size for each operation

Eg:- If we send "0xFF" as operand then Bypass instruction will be executed

here word = operand size = 8 bits / 1 byte


and Instruction happened is Bypass instruction

Interacting with memory:-



Different type of memories


- (a) code memory (Flash) which stores code and some data (const, init values)
 - (b) SRAM memory (data memory) stores data like locals, globals, static which get initialised at the run time.
 - (c) General peripheral registers
 - (d) CPU core registers like General purpose and Special purpose
 - 16 registers ($R0-R12$, $R13(SP)$, $R14(LR)$, $R15(PC)$)
 - 5 special purpose registers
- ⊛ For the CPU operations like arithmetic, algos etc., these registers are not enough hence it takes help from Flash and SRAM.



→ CPU uses load to load data/instr from memory and store to store the data back to memory


→ Hence this architecture is called load-store architecture.

Read-modify-write



→ any manipulations lesser than byte is handled by hardware

→ NO CPU load/store



Inside Cortex M processor, interconnection follow ~~the~~ AMBA protocol, AMBA \rightarrow advanced microcontroller bus architecture

From Cortex M processor,

To code mem (Flash) $\left\{ \begin{array}{l} \rightarrow \text{AHB Flash Icode} \\ \rightarrow \text{AHB Flash Dcode} \end{array} \right\}$ Full duplex enables

To SRAM (data) \rightarrow AHB system bus

AHB \Rightarrow AMBA high performance bus

APB \Rightarrow AMBA periph bus.

~~AB~~ AHB \Rightarrow Bridge \Rightarrow APB.
AHB to APB

also Cortex M to External PPB to debugger
to Internal PPB to Core private periph

Memory alignment:

⇒ load-store architecture

→ Load: data is loaded into CPU

→ data is operated on

→ Store: Data is stored back into memory

⊗ Each byte has unique address

⊗ So, in ARM32 architecture $2^{32} \Rightarrow 4GB$ of addressable ^{possible} space

⊗ Most of the math applications are performed with 1 Byte, half word and word size data

⊗ ISA gives 3 types of load-stores such as byte, half word and word load stores

Assembly load/store instr

LDR → load word

STR → store word

LDRH → load unsigned ^{half} ~~word~~ word

LDRSH → load signed half word

STRH → store unsigned half word

STRSH → store signed half word

LDRB → load unsigned byte


LDRSB → load signed byte

STB → store unsigned byte

STSB → store signed byte


↑ CPU manipulation
at one load/store cycle
happens at maximum
of word size and min of
"byte"
↓

with padding



data alignment
CPU more efficient
memory inefficient

without padding



no aligned but packed
CPU less efficient
memory more efficient

If speed optimisation → data alignment
no padding

If memory optimisation → data packed
padding

For speed opti	For memory opti
data alignment	data packed

* ENDIANNESS

Big Endian:- MSB at lowest address
LSB at highest address

Little Endian:- MSB at highest address
LSB at lowest address

Big Endia

0x100	AB
101	CD
102	EF
103	00

0xABCDEF00
↑ MSB ↑ LSB

little Endia

0x100	00
101	EF
102	CD
103	AB

Code mem:- not configurable and it is little endian
 data mem:- to be configurable but by default little endian

Compiler attributes

→ attributes can give specific details on how to compile code for

1. Variables
2. Structures and structure variables
3. Functions.

eg struct struct_name {

__

} __ attribute __ ((packed));

int8_t foo __ attribute __ ((aligned(4));

Example with "aligned" keyword:-

typedef struct {

int8_t var1;

int32_t var2;

int8_t var3;

} __ attribute __ ((aligned))

⇒ Then each variable above takes word size that equals 12 bytes but a $16 = 2^4$ is near to '12', It will give 16 bytes

If __ attribute __ ((packed))

Then It only occupy 6 bytes

Eg 4:- ~~attribute~~ ~~(always_inline)~~ inline

Pragmas

push/pop:- adds extra options to compiler

optimise:- specify a certain level of optimisation block of code

```
#pragma gcc push
```

```
#pragma gcc optimise("O0")
```


```
int32    §
```


```
}
```

```
#pragma gcc pop
```

Memory map and registers

CPU → RO - R15 ⇒ (R0-R12, R13(SP), R14(LR), R15(PC)) ⇒ general purpose registers
PSR, PRIMASK, FAULTMASK, BASEPRI, CONTROL ⇒ special purpose registers





Typical register memories

- Internal core CPU
- Internal private periph
- External private periph
- Gen periph memory

CPU core registers


$r0 - r16 \Rightarrow r0 \text{ to } r12$ ~~APR~~
 General purpose reg
 $r13 \rightarrow PC$
 $r14 \rightarrow LR$ (link reg)
 $r15 \rightarrow SP$

Special reg

$PSR \rightarrow$ prog status reg
 Exception Mark reg
 → PRIMASK
 → FAULTMASK
 → BASEPRI

Control registers

(*) Program status reg:-



APSR → Application PSR (Contains current state of Condition flag from previous instruction execution)

- N → neg Flag
- Z → zero Flag
- C → carry Flag
- V → overflow flag
- Q → saturation flag

IPSR → interrupt PSR (contains exception ~~num~~ type num of the current ISR)

Exception no

- 0 = Reset
- 1 = NMI
- 2 = Hard fault
- 3 = Mem management fault
- ⋮

(*) Exception mask reg

PRIMASK


Prevent activation of all exceptions with Config priority

FAULT MASK

prevent activation of all exception with Config priority except the NMI


BASEPRI

Defines min priority for exception processing




⑦


Internal periph (private periph)



General periph registers



Register definition files



- For the CPU to interact with peripherals registers, it has to be through registers associated.
- Register definition files help to understand the definition of regs and also the bit fields associated with that register.

Reg definition File makes code more readable and portable

- It can be done 1) directly dereference
- 2) Structure overlay

Eg:-

```
volatile uint16_t *ptr1 = (volatile uint16_t *)0x40000000
*ptr1 = 0x0202;
→ *((volatile uint16_t *)0x40000000) = 0x0202
```

above is done in only 1 line of code but it is not readable so we can use Macros

Eg:-

```
#define HWREG8(x) (*(volatile uint8_t*)(x))
#define HWREG16(x) (*(volatile uint16_t*)(x))
#define HWREG32(x) (*(volatile uint32_t*)(x))
```

```
#define TAOCTL (HWREG16(0x40000000))
```

```
TAOCTL = 0x0202 // (*(volatile uint16_t*)(0x40000000)) = 0x0202
```

```
#define TADR (HWREG16(0x40000010))
```

```
TADR = 0x0202 // (*(volatile uint16_t*)(0x40000010)) = 0x0202
```

Note:- "volatile" is needed above to not to optimise the code by the compiler.