11. What is the sole of shift segisters in SPI communication?

=> In SPI, shift are used to transfer the data to slave using the Most bus and at the same time receiving the dommy data from Miso bus and

12. What is the clock polasity and clock phase in SPI?

=> Clock polarity represents base value of the clock.

Clock phase represents on which edge data to be sampled

13. What is the advantages of SPI?

=> 1) Full duplex communication

a) bimple haxdware interfacing

3) Notlimited to 8 bits word in case of bit transfering

4) No asbitsation

5) No start and stop bit, so that data can be transferred without any disturbance.

14. What are the Dis-advantages of SPI? => 1) No form of Error Checking. 2) Uses jour wire . 3) No Acknowledgement . 4) It allows only for a single master. LOCK SED SERRO PHOTOCO 15. What are the application of SPI? => , SPI bus is commonly used for flash memory, sensor, Real time clock 2) This bus is commonly used to send data between microcontrolles to small pesipherals like LCD Display, ADC. 3) Secure digital card. (nation) states suits frame, the 1. What is the full form of UART ? => Universal Asynchronous Receiver Transmitter 2. How many wixes are used in UART communication? => WART is two wixed protocol P Ded to hooga backmana nile of the 1) TxD (Txansmit Data) => Full Duplex . P Jigd. of sales byte byte of une 4: What is UART ? => UART is an on-chip phesipheral of Microcontroller which can be used for synchronous and asynchronous serial communication in which date format and transmission speeds are configurable. E stantion to Tack amost small 5. What is the byte order in UART? => LSB to MOB . ACAROG PRODUCED RESIDE 6. Name some WART devices ? STORMS NOOT AND SELECT => 1) Gpm meitachronnes was ni austalien office go over mit at tom 2) GPA
3) RFID
7. What is the standard speed of UART? => The standard speed of UART is upto 1 Mbps. 8. What are the advantage to of UART? => 1) Hardware complexity is low. 2) Requires only two wires for full full duplex data transmission. 3) Pasity bit dox exxox checking 9. What are the dis-advantages of UART? > 1) tize of data in the frame is limited. 2) Is it buitable for communication between two devices . THE PROPERTY WHERE IS NOT CONSTRUCTION 10. What is a serial terminal ? => In computing, a sexial post is a sexial communication intestace through which information Transfer in (or) out sequentially one bit a time .

11. What is Hyper Terminal ? of Hyper Terminal is a communications software (or) Hyper Terminal is a program that you can use to connect to other computers. With Hypex Tesminal, the uses can transfer files between the two computers.


Introduction to WART :-

- . UART stands for universal asynchronous receiver transmitter. . Speed of WART comm. is called Baud sate.
- i) what is WART ? a wart to hardware as well as protocol .

Protocol: - Protocol means a set of standard rules.

. UART is pasallel - in, sexial - out and sexial - in, pasallel out device . UART follows some set of standard rules for transmitting and xeceiving the data. That's why it is a protocol also.

Note - while transmitting data using WART, it will act as a parallel-in and sesial - out, and while seceiving the data UART will act as a sesial - in and parallel - out devices.



2. Why UART is used I designed?

> UART is mainly designed for asynchronous sexial communication. Note: UART can do asynchronous as well as synchronous serial comm.

3. Sexial Comm us Pasallel comm. ? Pasallel Comm

=> Serial Comm

- 1) besial comm is a process of Sending I bit at a time (ex:-1 bit in I milisecond).
- 2) Slower than parallel comm.
- 3) In sexial long distance, comm is possible.
- 4) Hardware complexity is less (less no of pin sequised to connect two ox more ICA).
 - Ex: UBB (Universal besial bus) pen drive .

- 1) Paxallel comm is a process of in I milisecond). in 1 milisecond).
- 2) Faster than sexial comm.
- 3) In pasallel long distance, comm is not possible.
 - 4) Hasdwase complexity % mose (move no. of pino required to connect two ox move ICA). Ex:- alphanometic LCD.

Synchronous Serial Comm.

1. One darta line and a common clock line is used blu transmitter and seceives. Clock line is used to synchosonize data. Data line use to exchange data.

2. In the case of synchronous speed of tx device and Rx device can be different. Because a common clock line manages synchosization. Ex :- EEPROM (Electrically), RTC Thesmometes

Ex of sync protocol : IRC , SPI etc Ex: UART, USB

Apynchronous Desial Comm

These is no common clock to used between transmitter and receives .

2. In the case of asynchronous To speed and Rx device speed my 4 should be the same!

Ex - GPA GAM , with Blueton RFID

Automatic sync happens when the speed is the same.

os stille thing, dus-Laterd bine

במושל ביו מאל סמים ועו - ונוס מבורבענים

o distribution to the primary

adal) adal di yanggasa akante


(dud Johns Jeansline) of the

DENIES OF EGISON IN

the parallel air, bening out out

* Use of UART protocol in real time

· Communication between pe to the microcontsolles board



· Remote logic with board wingle computer (bbc)

Communication with external vast devices (gom, gps, bloetooth, RFID reader)

· Communication between microcontroller board.

* Features of WART protocol :- I and a warranten ab man THAT

1. UART is designed for long and short - distance communication.

2. It is a two-wixed communication protocol

TXD (Transmit data) RXD (Receiver data)

3. Max popular of UART is upto 1 Mbps.

4. UART is designed too peer - to - peer communication (we cannot use multiple devices at a time to communicate).

5. Parity checking is the exxox detection mechanism used in UART

6. Data transfer direction in from LAB to MAB always

T. WART can bend only I byte of data at the same time.

* List of UART devices :-

- · Glom modem
- · GIPD modern
- · BT modem
- · Wifi modem

* Working of WART :o.g. Hosynia while sending a data wart will acts as pasallel - in, sexial - out of while seceiving a data UART will acts as sexial - in , parallel - out dan moral Transmitting Section stopping Lorenze D of J . Baud - sate no visidos, cyalignas em Setting Bigt you append or Receiving Section den to anyt a wit . WART consists three different sections for secesiving, transmitting and · Both transmitting and receiving section contains sour register (1-byte) to stoxe data (TxBUF) and (RxBUF) . To transmit and receive data and Trints and Rrints Flag " begoing consequent of sales of Spilled Complished to experience and and the property of the second of the J Salval (2 ++12 150HI (0 Shark Hill Poste to · Embedded O that donly SERVICE D OF PERCENCY J Competer Application dependent language independent Language. Embedded C is Cb THE PROPERTY OF department in VI Edpall agyl adir o Ha & Erseah prillamael U as don't severagaigerain jo RIVERS MUSEUM TO uses he will soft bear of the THE IN SHOOT PROPERTY OF THE S . another applications morteginisted to lower deith. Dental Zagina Taganan Some season to the same and It is very say to seed one

Ide Protocold

* Inter - Integrated Circuit Protocol

· IZC Protocol was designed by Phillips (now NXP Semiconductor) Hox on booxed IC Communication or short distance communication · Tac can communicate off board also but distance not more than a meter

· This protocol is disst designed to reduce wising complexity.


· This protocol is post designed for long distance communication (10 feet or s.

* Features :-

· It is a two wired communication protocol

1) Devial data line (DDA)

2) Desial clock line (DCL)



. In Iac the any microcontroller that its used is called as master and

the device that is used is called as slave .

Note - In master and slave communication only master can generate clock pulbes.

* Kole of DCL line is synchosonize and SDA line is to exchange data blw master and slave.

· Ize is half-duplex of synchosonous serial communication protocol.

· Iac is multi-slave and multi-master protocol

Note: - Only one master or one slave can send data at a time in multi master and multi slave communication.

When two or more than two masters are sending a data at the same time on the bus, it will clash the data of data gets corrupted. To avoid this data corruption the mechanism used in the multi-master communication protocol is called as Arbitration.

· Every place of IRC comes with inbuilt place address of size of addr is (7 bits or 10 bits).

. Ize is acknowledgement based protocol, slave ack to master for every seceived bytes

* Speed of Iac :-

· Xtandard speed of IRC is 100 Kbps of the max speed is Embps (speed setting can only done in master not slave)

. The max num of slaves that are connected on the Isc bus are restricted by the slave address (or devices address). It 7 bit 277 = 128, 96 10-bit 2010 = 1024.

- . In the IRC protocol, master will get acknowledgement after every 8 bits written into slave .
- Data transfer direction is from MAB to LAB.

* I20 Data Frames

1) Izc Byte write deame 2) Isc Byte read frame

mortifican	write 7-bit blave adds with write option	4UX	write 8-bit of memory oddsess	40x	write 8-bit of data	40x	Catton
1-00	astex read o	- ma	astex option		to doctor		adZ ad

- . Inside the slave one address pointer is available suppose master wants to write data at memory location ox 2, then this pointer will have address ox 2 . When data is written at memory location oxa addr-pt's will automatically
- * IRC Starts Condition :-A high to low transition on the DDA line, while DCL is high, defines a xtart condition .

* IZC Axbitxation :-

Note :- This asbit sation concepts comes to the pictuse only in the case of multi-master communication .

Bit 0 :- dominant bit (high pricety bit) Bit 1 :- SECENDIVE bit (low priority bit)

. The master who will write first dominant bit becomes a winner in the axbitsation process, and winner data will be transmitted first.

. The master who lost arbitration will wait till the bus free (generate stop condition) os till completion of winner data transmission.

. The master who lost axbitxation will check the bus continuously weather the stop condition is generated or not .

Note :- IRC but it wised AND logic.

· When MI will bend I and M2 will send 0 on the bus so 140=0, Ma wind from this process onwards only Ma will send bits (slave address bit) on bus

· After sending address bits, master will wait for acknowledgement the both slave will first compases address send by master with inbuilt slave address who's address matches will send ack and Start communication .

· The moment stop condition generated ML will starts its transmission

beginning

· After sending data if MI4 ma again start transmitting data then again ma will win, so after transmit data we have to write small delay so that MI can also transmit.

· It both masters wends some slave address in this case both masters will win but in this case memory address may corrupt or data may corrupt

* Because the IDE bit is dominant (0) for standard frames and recessive for extended frames, standard frames are always higher priority than extended frames.

Standard frame :- Car, Passenger vehicles . Extended frame :- Heavy Vehicles likes Buses and Trucks.

Voltage or Power Supply at home :- 220 - 240 V 50 Hz trequency (I sec it will on and off by 50 times it; high and low).

P9 1

- 1) Bipolax Junction Transistor.
- 2) Current Controlled device
- 3) NPN toansitotos and PNP transistor.
- 4) Emitter, Base, Collector
- 5) Cooxent flow is due to both majority and minority charge cassies to Thus, it is a bipolar.
- 6) The input ckt is forward biased. Thus, the BJT has low input switch - in saturation and cutoff impedance amplifier - in active region

FETTOMA

- 1) Field Effect Transistor
- 2) Voltage controlled device
- 3) N-Channel FET and P-Channel
- 4) Gate, Drain, bousce
- 5) Cussent flow only due to majesity charge consiess. Thus, it is unipolas
- 6) FET has high input impedance due to severise bias of input amplities - in batusation segion