# \* Motivation to Learn ARM-artex: Bused in most Microcontroller today:

1) Battery power Devices ex: health monitaring 2 minimal power. Fitness Tracking.

2] Automotive Apps.

3 TOT APPS.

4 Mobile & Home APPS.

司 home & Building Automation.

3 Toys & Consumer Product.

且 Ac & mobile Accessories.

3 Test & Measurement Devices.

most of the famous MCU manufactors Producing Ms based on ARM:

11 TI → Texax instruments "Low, Battery Based Apps."

21 ST > High+ medium + Low Performance MCu

3 Toshiba → measuring Equipments & meters.

AXN E

可Microchip

6 Board Communication - wireless Connectivity

manufactors Love ARM CortexM For:

Dit's minimal Cost.

3 minimal Silicon.

刊32-bit processor will boost Computational Performance with the Same Price of 8 & 16 bit Processors

3 Ultra Low power to High performance based Apps.

B processor is Customizable include FPU, DSP, MPU, etc.

3 very Powerful & Easy to use interrupt Controller which Asser Support 255 Exceptions > 15 system Exception

340 Interrupts

BIRTOS Friendly in which It provides Some System Exceptions, Processor Operational Modes, Access Level Configuration, Stack Model helpto develop secured RTOS related APPS.

国it's Instruction set is Rich& memory Efficient, it uses Thumb instruction set (16 bit), ARM instruction set (32 bit).


now we use Thumb 2 Instruction set [16 bit&32-bit].

" most uses"

\*ARM Cortex-M Cannot Excute ARM instruction Set, it uses Thumb2 instru. which give the same Efficiency & Power of The 32 ARM Set but in 16 bit format.

10 ARM provides alot of documentation & Reference manuals, user Guide.

### Scanned with CamScanner



# \*Lec 2 > memory map

Explanation of mapping of different Peripheral Registers & memories in the processor addressable region, depend on Size of address bus, This is called memory map.

(System Bus) 32-bit

This address bus is 32 bits, so it can access up to 4G Locations starting from o -> OXFFFFFFFF

\* memory map:

This Regions are fixed.

By The processor

designer, Can't be

Changed.

Program Code Could

be Excuted from SRAM

Region.

#### Il Code Region:

0.5G8 → 0 → 0×1FFF FFFF

Code memory is Connected here 512MB is very Big for most vendors, connect as MAXIMB

- ousually for bigger lode memory than MCU internal flash, we go for External Flash.
  - · Processor by default fetches instructions & vector Table information from This region.
  - · directly after Rest, You Can change this by the boot Pins of the Mc.

### 2SRAM Region:

- Next 512 MB, 0x2000 0000 -> 0x3 FFF FFF
- mainly for Connection of internal SRAM
- -1st 1MB of the SRAM Region is bit band to Region "bitadfressable Region".

\*(U8\*)(1000) |=1<0;

4 Read, modify, write

1clk 1clk 1clk

1 0 X 1000

:3 Clock Cycle to Write1

-\*(u8\*)(200)=1;

1 dock cycle.

- bit banding Can be used for bit banging "Stream of bits"

3 Peripheral Region:

- -Next 512MB -> 0 X4000000 -> 0X5 FFFFFFF
- used mostly for on-chip peripherals.
- -Like SRAM, 1st 1MB of this Region is bit banding addressable Region.
  - \*\* if the bit band feature included \*\*
  - -Processor peripherals are not here [wlic.]
- -This is an Excute Never Region. ##
- Trying to Excute Code from this region will Triggering fault Exception.
- Basically this is to prevent Code injection attacks, Like SB Can transmitte Code through the peripheral & make processor Excute the Code.

#### 13

# A External RAM:

\* Suppose you need more RAM for your Project, i.e Some Graphics related Project So you Can Connect External RAM to this Region. #Can Excute Code.

# 5 External Device Region:

\*1GB.

- Intended for External Devices and or Shared memory.

# Excute Never Region #

# 6 privite peripheral bus Region:

-This Region Includ [NVIC, SYSTICK, SCB, .]

- Excute Never region. (XN)

### Bus protocols & Bus Interface:

ARM Provides [AMBA]: advanced Mc Bus Architecture, Standard for on-chip Comm.

# · AMBA Supports Several bus protocols:

1-AHBLITE [AMBA High Performance Bus].

2-APB [AMBA Peripheral Bus].

\* on Chip Communication means Communicaterion 1 I-Bus: used for instruction fetch between processor & memory & peripherals.

# → AHB & APB: "Bus Protocols"

1-AHB Lite is mainly used for the main Bus interfaces

2-APB is used for PPB Access & Some on-chip peripherals, using an AHB -APB Bridge


3-AHB Lite bus majorly used for High Speed Communication with peripherals that need high operation speed

4-APB is used for Low speed Comm. Compared to AHB, most peripherals that don't require Hi-perf. are Connected to APB.

h

h

Processor gives out 4 bus interfaces:



#3 AHB buses &1APB.

# 2 buses interfaces for the Code region!

k Vector table Read

2] D\_Bus: Used for data Access in The Code Region [Like Const]

# 50 Fetching Data & Instruction Can be done at The Same Time#

3] 5-Bus: Vari. bus on Chip peripherals Ememories.

4 PPB\_Bus: Used for Core Peripherals

### Scanned with CamScanner

#Inside the Core:



1-ALU

- 2- Decode & Excute Circuit [CU]
- 3 Register File
- 4-Pipline Engine

M3& M4 only have One Core.

- # feature of Cortex-Mx Processors:
- 1-Operational Modes
- 2 Different Access Level
- 3- Register Set of the Processor [Core Register].
- 4- banked Stack Design Estack Memory handling]
- 5-Exceptions & Exceptions Handling.
- 6- Interrupt handling
- 7-Bus Interfaces & Bus Matrix
- 8- Memory Architecture [Bit Banding memory map .....
- 9-Endlanness
- 10-Aligned & un Aligned Data transfer.
- 11-Boot Loader & IAP Programming

Processor vs processor Core 1 Operational Mode of the Processor [Mo , M3 , M4].


There are 2 Modes:

II Thread Mode [AKA User Mode]. 2 Handler Mode.

- II All your Code will run [Excite] under Thread Mode of the Processor
- 2) All the Exception handlers [ISRs] Will run under "handler Mode", either it was system Exception or peripher Interrupt.
- 3 processor always starts with Thread Mode.
- 1 Whenever ISR Starts, Core Change It's mode to handler mode.
- 5 In handler mode, you have full Control over all the processor , system Level , Register, Interrupt Config., Control Registers.
- 6 In Thread mode, you may have Control or you may not have Control depending on access level.

#### Access Levels :-


- I Processor offer 2 access levels:
  - a Privilaged Level (PAL)
  - I non privilaged access Level
    [NPAL]
- Lif your Code is running with PAL
  then your Code have full access to all
  the processor resources, restricted
  registers, System Level registers
  Which are protected by the processor
  It Self!
- Is if your Gode is running with NPAL, then your Gode may not have access to Some of the restricted registers of the processor.
  - Al By default, your Code will run in AL
- I when processor in thread mode it's possible to move processor to NPAL then it's not possible to get it back to PAL, unless processor Changes to Mandler Mode.
- 6 Handler mode Code Excution is always with PAL.
- If use the CONTROL register of the processor if you want to switch between the access levels.
- [8] In Handler Mode you Can Config. Whether it will return on PAL or NPAL.



## Benefits:

- I when a user program goes wrong, it will not be able to corrupt control Registers, most common use in RTOS [Kernel & Tasks]
- IMPU Can block Some regions from Program User.

216



Scanned with CamScanner