

Mod 2

2.1

- Introduction to combinational logic design.

✓

K-map (Part)(output)

- ✓ Half & full adder.

✓

connection function.

- ✓ Ripple carry adder

✓

K-map ($A_7B_6A_5B_4A_3B_2$)

- ✓ Magnitude comparator.

✓

K-map (Part)(output)

- ✓ Half & full subtractor.

✓

2.2.

- ✓ Multiplexer

..

$T \cdot T \rightarrow \text{exn}$

- ✓ Demultiplexer

X ..

$T \cdot T \rightarrow \text{exn}$.

- ✓ Binary encoder

.

- * ✓ Polarity encoder

..

(study).

- ✓ Code conversion.

- ✓ Basic logic gates using MUX.

2.3. • Design combinational logic system using logic gates.

- ✓ Multiplexer

..

✓

- ✓ Demultiplexer

..

- ✓ Encoder

..

- ✓ Decoder.

..

XOR \rightarrow pure addition


PAGE NO. / / /
DATE / / /

* Half adder (XOR = sum, AND = carry)

(1) check T.T.
(2) Identify gates

→ Used to add single bit no.

→ Does not take carry from previous sum.



A + B sum(XOR) · carry (AND)

0 0 0 0

0 1 1 0

1 0 01 0

1 1 0 1


* As we see, truth table of sum, it is an XOR operator T.T. [0, 1, 1, 0].

$\therefore \text{sum} = A \oplus B$

* As we see carry truth table

it is a AND operator T.T [0, 0, 0, 1].

$$\text{Carry} = A \cdot B$$



In Kmap when nothing gets grouped, output is
output = xor of all inputs

PAGE NO.	11
DATE	

#

• (1) TT


(2) Kmap

(3) Kmap - Sum
 $A \oplus B \oplus C_i$

Full Adder

Sum = (xor of all inputs)

→ 3 inputs, A, B, C_i
2 output, S, C_o



(4) carry

$$= AB + (A \oplus B) C_i$$

A + B + C_i sum : carry 0.

0 0 0 0 0

$$\text{sum} = A \oplus B \oplus C_i$$

0 0 1 1 0

0 1 0 1 0

$$\text{carry} = AB + C_i(A \oplus B)$$

0 1 1 0 1

1 0 0 1 0

1 0 1 0 1

1 1 0 0 1

1 1 1 1 1

Make a 3 variable Kmap.

* For sum (insert values of
B C_i sum = 1)

A 00 01 11 10 * Nothing can be grouped.

00 0 1 0 1

$$\rightarrow S = A \oplus B \oplus C_i$$


01 1 0 1 0

output = xor of all inputs.

* For carry output (insert values of
carry 0 = 1).

B C_i

A 00 01 11 10 $\rightarrow AC_i + BC_i + AB = C_o$



$$C_o = AB + C_i(A \oplus B)$$

00 01 11 10

Do not combine the pairs

$$\begin{aligned} &= AB + A\bar{B}C_i + \bar{A}BC_i \\ &= AB + C_i(AB + \bar{A}B) \approx AB + C_i(A \oplus B) \end{aligned}$$


To draw circuits, get can from K-maps.

& then step by step go on drawing.


PAGE NO.	11
DATE	

circuit

$\text{sum} = \underline{\underline{A}} \oplus \underline{\underline{B}} \oplus \underline{\underline{C_i}}$



$\text{Carry} = (\underline{\underline{A}} \oplus \underline{\underline{B}}) \underline{\underline{C_i}} + \underline{\underline{AB}}$



$\text{sum} = \underline{\underline{A}} \oplus \underline{\underline{B}} \oplus \underline{\underline{C_i}}$

$$\text{carry } 0 = \underline{\underline{(A \oplus B)C_i + AB}} \rightarrow \overline{AB} \underline{\underline{C_{in}}} + A \overline{B} \underline{\underline{C_{in}}} + \underline{\underline{ABC_{in}}} + \underline{\underline{ABC_{in}}}$$

$$\underline{\underline{(A \oplus B)C_i + AB}} = AB(\underline{\underline{C_{in}}} + \underline{\underline{\overline{C_{in}}}}) + (\overline{AB} + AB)\underline{\underline{C_{in}}}$$

$$= AB + C_{in}(\overline{AB} + AB)$$

$$AB + C_{in}(A \oplus B)$$

Fulladder using Halfadder

Halfadder

$$S = A \oplus B$$


$$C = A \cdot B$$

Fulladder


$$S = A \oplus B \oplus C_i$$

$$C_o = (A \oplus B) \cdot C_i + AB$$

* We need 2 half adder for 1 full adder.



We need extra C_{in}



① take 2 half adders.

② sum of $h_1 \rightarrow \text{sum}(h_2(\text{input})) = A \oplus B$

carry of $h_1 \rightarrow$ stays out.

③ $C_{in} \rightarrow$ $h_2(\text{input})$ (extra)

✓ Output = sum = $A \oplus B \oplus C_{in}$.

= carry = $(A \oplus B) \cdot C_{in}$

④ OR gate.

towards

end

$h_1[0] + h_2[0]$

$= A \cdot B = C_{in}(A \oplus B)$

$= AB + C_{in}(A \oplus B)$

$$(x + x'y = x + y)$$

PAGE NO.	/ / /
DATE	/ / /

$$\begin{aligned} A \cdot B &\rightarrow \text{Cin} (A \oplus B) \\ &= AB + \text{Cin} (\bar{A}\bar{B} + B\bar{A}) \\ &= AB + A\bar{B} \text{Cin} + \bar{A}B \text{Cin} \\ &= A(B + \bar{B} \text{Cin}) + \bar{A}B \text{Cin} \end{aligned}$$

$$(x + x'y = x + y.)$$

$$= A(B + \text{Cin}) + \bar{A}B \text{Cin}.$$



$$= AB + A\text{Cin} + \bar{A}B \text{Cin}$$

$$= AB + (A + \bar{A}B) \text{Cin}.$$

$$= (x + x'y = x + y)$$

$$= AB + (A + B) \text{Cin}.$$

$$= AB + A\text{Cin} + B\text{Cin}.$$



(XOR = pure addition)

PAGE No.

DATE

① Truth table


Half adder Subtractor $[D = \text{XOR}, B_o = \bar{A}B]$

② Identify gates

- A & B are single bit

D = difference

B_o = borrow output




Truth table:

(XOR)

A - B D B_o . Difference (D)

0	0	0	0	= XOR
0	1	1	1	Gate ($A \oplus B$)
1	0	1	0	
1	1	0	0	$B_o = \bar{A}B$ AND

A B D = $A \oplus B$.



① Truth table

② Identify Gates. $\text{AND} = B_o, \text{XOR} = \text{DIFF}$.

③ Plot

$(\bar{A} \cdot B)$

$(A \oplus B)$

Full Subtractor

• ① T-T

② K-map \rightarrow diff = no match

$$= A \oplus B \oplus b_{in}$$

③ K-map \rightarrow b_0

\Rightarrow get ean.

A -

B -

b.in

Diff

b_0 (Burrow adder)

b_{in} = burrow from next stage

A	-	B	-	b.in	Diff	Burrow
0	-	0	-	0	0	0
0	-	0	-	1 = 1	0	1
0^2	-	1 = 1	-	$0 = 1$	1	1
0^2	-	1 = 1	-	$1 = 0$	0	1
1	-	$0 = 1$	-	$0 = 1$	1	0
1	-	$0 = 1$	-	$1 = 0$	0	0
1	-	$1 = 0$	-	$0 = 0$	0	0
1	-	$1 = 0$	-	$1 = 1$	1	1

T-T

A	-	B	-	b.in	Diff	Burrow
0	-	$0 = 0$	-	$0 = 0$	0	0
0	-	$0 = 0^2$	-	$1 = 1$	1	1
0^2	-	$1 = 1$	-	$0 = 1$	1	1
0^2	-	$1 = 1$	-	$1 = 0$	0	1
1	-	$0 = 1$	-	$0 = 1$	01	0
1	-	$0 = 1$	-	$1 = 0$	0	0
1	-	$1 = 0$	-	$0 = 0$	0	0
1	-	$1 = 0^2$	-	$1 = 1$	1	1

when no group is formed.

\Rightarrow xor of all inputs.

$$\text{DIFF} = A \oplus B \oplus \text{Bin} \quad B_0 = \underline{\text{B bin}} + \underline{\text{A bin}} + \underline{\bar{A}B}$$

PAGE NO.	/ /
DATE	/ /

* K map for diff of 2 variables ($\text{DIFF} = 1 \rightarrow$ input values).

		B C				
		00	01	11	10	
A	0	0	1	0	1	
	1	1	0	1	0	

Same happened
in full adder

No group is formed.


$$\text{thus } D = A \oplus B \oplus \text{Bin}$$

* K map for B_0 of 3 variables ($B_0 = 1 \rightarrow$ input values)

		BC				
		00	01	11	10	
A	00	0	1	1	1	
	01	0	0	1	0	

$$B_0 = \underline{\text{B bin}} + \underline{\bar{A} \text{bin}} + \underline{\bar{A}B} \Rightarrow B_0 = \underline{\text{B bin}} + \underline{\text{A bin}} + \underline{\bar{A}B}.$$


~~Diff~~ Diff



① $(A \oplus B)$

② $(A \oplus B) \oplus \text{Bin}$

BINARY → A bin + B bin at 1 Bus



* Similar to full adder

- ① Truth table -

A	B	Bin	Diff	Difft B
---	---	-----	------	---------
- ② K map \rightarrow diff = $A \oplus B \oplus B_{in}$ [No group].
K map \rightarrow get eqn = $A\text{bin} + B\text{bin} + \bar{A}B$.

③ Plot

#1 Four bit Parity Adder

Fipple Carry Adder | Parallel adder

- Application of full adder, created using full adder.
- Used to add 2^n bit 2, n-bit binary no.

4 bits +

- * We consider ~~4 full adders~~ 2, 4 bit binary no.

$$A = 1 \ 1 \ 0 \ 1 = 13$$

$$B = 1 \ 0 \ 1 \ 1 = 11 \rightarrow 2, 4 \text{ bit binary numbers.}$$

- * We require 4 full adders.

$$\begin{array}{r} 1 \ 1 \ 1 \\ \therefore 1 \ 1 \ 0 \ 1 = 13 \\ + 1 \ 0 \ 1 \ 1 = 11 \\ \hline 1 \ 1 \ 0 \ 0 \ 0 = 24 \end{array}$$


A_0	A_1	A_2	A_3
1	1	0	1
B_0	B_1	B_2	B_3
1	0	1	1

(one bit)

- * Basically a full adder, adds the two bit, produces a sum & stores it & passes on the carry to next full adder as a input.

- * At beginning $C_0 = 0$.

- * Two inputs are the single digit of 4 bit binary nos.
- * Third input is the carry passed on from previous full adder.



- * 2 outputs are
 - ① carry that will be passed to next FA.
 - ② sum that will get stored.

- * Just add FA to increase size as much we want.

n bit adder \rightarrow parallel adder.


* By connecting 2, 4 bit adders, we get a n bit adder or a 8 bit adder.

This is called a parallel adder because, addition of all bits is happening parallelly.

$$\text{XNOR} \equiv (\text{NOR})'$$

Magnitude Comparator:

- Compares 2 no., determines whether ~~whether~~, $=$, $<$, or $>$.
- Output is in the form of 3 binary variables,
 $A = B$ or $A > B$ or $A < B$.



* According to input of logic, at a time only one output is high.

* 2 inputs \rightarrow 1 bit.


		When,	When,
A	B	$A = B$	$A > B$
0	0	1	0
0	1	0	0
1	0	0	1
1	1	1	0

For $A = B$, \rightarrow according to T-T. \rightarrow XNOR Gate.

For $A > B$, \rightarrow according to T-T. \rightarrow eqn = $A \cdot \bar{B}$

For $A < B$, \rightarrow according to T-T. \rightarrow eqn = $\bar{A} \cdot B$

1 bit
comparator



① Truth table for $=, >, <$.

② Kmap for $=, >, <$.

\rightarrow can. \rightarrow plot.

$\ominus \rightarrow \text{XNOR}$

$\subset, >$

$\downarrow \text{AND}$

PAGE NO.

DATE

/ /

For 2 bit comparator, we have 4 bits

i.e. A_1, A_0, B_1, B_0 ;

$A > B \quad A < B \quad A = B$.

$A = A_1, A_0$

$A_1, A_0 > B_1, B_0$

$A_1, A_0 < B_1, B_0$

$B = B_1, B_0$.

$A > B$

$A < B$

A_1	A_0	B_1	B_0	$A > B$	$A < B$	$A = B$
0	0	0	0	0	0	1
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
01 = 01	0	1	0	1	0	1
01 < 10	0	1	1	0	0	0
	0	1	1	1	1	0
	1	0	0	0	1	0
10 < 01	1	0	0	1	0	0
10 = 10	1	0	1	0	0	1
	1	0	1	0	1	0
	1	1	0	1	0	0
	1	1	0	1	0	0
	1	1	1	0	0	1

$B_1, B_0 \rightarrow A > B$ (0100, 1000, 1001, 1100, 1101, 1110)

Kmap

A_1, B_1	00	01	11	10	
A_0, B_0	00	0	0	1	$\overline{A}_1, B_1, B_0 + \overline{A}_1, A_0 \overline{B}_1, \overline{B}_0$
	01	1	0	1	$+ A_1, \overline{A}_0, \overline{B}_1, \dots$
	11	0	0	0	$+ A_1, A_0, B_1, \overline{B}_0$
	10	1	1	0	

As same, Kmaps for $A < B$ & $A = B$.

\therefore 1 bit comparator \rightarrow 2 variable \rightarrow 4 rows

2 bit comparator \rightarrow 4 variable \rightarrow 16 rows.


n bit comparator \rightarrow 2^n variable \rightarrow 2^n rows

for $(A = B)$ in 2 bit.

$$= (A_1 = B_1) \oplus (A_0 = B_0)$$

$$= (\overline{A_1} \times \overline{B_1}) \text{ and } (A_0 \otimes \overline{B_0}).$$

$$= (\overline{A_1} \odot B_1) \oplus (\overline{A_0} \odot \overline{B_0}).$$




for $(A > B) \rightarrow A_1 > B_1$,

(start comparing from MSB)

$$\text{if } A_1 = B_1 + A_0 > B_0.$$

$$(A > B) = (A_1 \overline{B_1}) + (A_1 \odot B_1)(\overline{A_0} \overline{B_0}).$$



#


For $A < B$, start comparing from MSB -

$$\rightarrow A_1 < B_1$$

\oplus

$$A_1 = B_1 \quad \& \quad A_0 < B_0$$

$$A < B \rightarrow (\bar{A}_1 B_1) + (A_1 \oplus B_1) (\bar{A}_0 B_0)$$



#

for 4 bit

$$\begin{aligned} A < B &\rightarrow A_3 < B_3 \\ &\rightarrow A_3 = B_3 \quad \& \quad A_2 < B_2 \\ &\rightarrow A_3 = B_3 \quad \& \quad A_2 = B_2 \quad \& \quad A_1 < B_1, \\ &\rightarrow A_3 = B_3 \quad \& \quad A_2 = B_2 \quad \& \quad A_1 = B_1 \quad \& \quad A_0 < B_0, \\ (A < B) &= \bar{A}_3 B_3 \rightarrow (\bar{A}_3 \oplus B_3) \cdot \bar{A}_2 B_2 + (\bar{A}_3 \oplus B_3) \dots \end{aligned}$$

① Truth-table of S

② write eqn of 4 including I + S

③ plot QD

PAGE NO.	
DATE	/ /

* Multiplexor: → always 1 output. (Many to one device)


- Combinational circuit → that takes selects binary information from one of many input lines.
and directs it to each output line.

S 1
S 2
I
are inputs

It can for
y includes
1
Simply a data selector.

Advantages

- ① Reduces wires.
- ② Reduces complexity
- ③ Implement various circuits.




$S_0 \& S_1$ = selector line.

$$\boxed{S_0 = \text{LSB}}$$
$$\boxed{S_1 = \text{MSB}}$$

When, $S_0 \& S_1 = 00$, I_0 will be selected

$S_0 \& S_1 = 11$, I_1 will be selected.

Representation



* If $n = \text{no. of inputs}$.

$$\boxed{n = 2^m}, m = \text{no. of select lines.}$$

$$m = \log_2 n \quad \therefore n=4, m = \log_2 2^2 = 2$$

0	S	Y
0	X	0
1	0 → I ₀	I ₀
1	1 → I ₁	I ₁

(T1)

PAGE NO.	DATE

y me I ata hai
so logic banta hai
S, 4 so LHS (inout) / output

$\frac{2:1}{1}, \frac{4:1}{2}, \frac{8:1}{3}, \frac{16:1}{4} \& \frac{82:1}{5}$ Mux.


selector lines

2:1 Mux

(T1→6) ① Truth table (mtn)

② Eon acc. to it

③ Plot eqn.



Truth table:

E	S	Y.
0	X	0
1	0	I ₀
1	1	I ₁


When Enable = 0,
 $Y = 0$.

In rest cases $E = 1$

① TT of S

② Eon of Y including
I & S

$$Y = E \cdot \bar{S} I_0 + E \cdot S \cdot I_1 \\ = E (\bar{S} \cdot I_0 + S \cdot I_1)$$




$n = 2^m$
 $n = \text{no. of inputs}$
 $m = \text{no. of selectlines.}$


PAGE No.	/ /
DATE	

4:1 Multiplexer

4 inputs 1 output, 2 selector lines. $n = 2^m$



S_1	S_0	Y	$Y = \bar{s}_1 \bar{s}_0 I_0 + \bar{s}_1 s_0 I_1 + s_1 \bar{s}_0 I_2 + s_1 s_0 I_3$
0	0	I_0	
0	1	I_1	
1	0	I_2	<u>plot</u>
1	1	I_3	



- ① Truth table of s.
- ② Eqn of y including I → S
- ③ Plot eqn

PAGE No.	/ /
DATE	/ /

8:1 Multiplexer \rightarrow 3 selector lines $2^m = n$

$I_0 \dots I_7$ 4 selector lines + 1 y Output.

∴ ① $S_0 \quad S_1 \quad S_2 \quad Y$.

0 0 0 $\rightarrow I_0$

0 0 1 $\rightarrow I_1$

0 1 0 $\rightarrow I_2$


0 1 1 $\rightarrow I_3$

1 0 0 $\rightarrow I_4$

1 0 1 $\rightarrow I_5$


1 1 0 $\rightarrow I_6$

1 1 1 $\rightarrow I_7$




$$\begin{aligned} \textcircled{2} \text{ Eqn } \Rightarrow Y = & \bar{S}_0 \bar{S}_1 \bar{S}_2 I_0 + \bar{S}_0 \bar{S}_1 S_2 I_1 \\ & + \bar{S}_0 S_1 \bar{S}_2 I_2 + \bar{S}_0 S_1 S_2 I_3 \\ & + S_0 \bar{S}_1 \bar{S}_2 I_4 + S_0 \bar{S}_1 S_2 I_5 \\ & + S_0 S_1 \bar{S}_2 I_6 + S_0 S_1 S_2 I_7. \end{aligned}$$


This is the equation without enable.



8:1 multiplexer using 2:1



similarly (16:1)



When $E = 0$, multiplexer & demux don't operate.


- ① T-T according to no. of outputs.
 - ② Scan for each output.

PAGE No. _____
DATE / / / /

Demultiplexer

Demultiplexer (One to Many) (only one input),


* to select output, we have selector line.



1:2 Demux , 1 input , 2 output , 1 selection lines

1:4 Demux, 1 input, 2 outputs, 2 selection lines

1:2 DEMUR: ($E, I + s_0$ are inputs)



expression for outputs :



$$y_0 = f \cdot \overline{s_0} \quad 1.$$

$$y_1 = E \cdot s_0 \cdot I$$

① Truthtable - include E, s₁, s₀ inputs & output.


② Ean of 4 including \bar{s}_1 , s₀ & E

③ Plot egn.



④ 1:4 Demux.

4 outputs, 2 selector lines.



⑤ Truth tables.

E	s ₁	s ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

⑥ Ean $Y_0 = E \cdot \bar{s}_1 \cdot \bar{s}_0 \cdot I$

$$Y_1 = E \cdot \bar{s}_1 \cdot s_1 \cdot I$$

$$Y_2 = E \cdot s_1 \cdot \bar{s}_0 \cdot I$$

$$Y_3 = E \cdot s_1 \cdot s_0 \cdot I$$






Include I in eqn.

4 input and gates.

Truth table, LHS = Input
RHS = output.

PAGE No.	/ /
DATE	/ /

Eqn(s) must contain input




1:4 demux

1:8 using 2, 1:4 & 1, 1:2 (because to take input of 2 bits)

1:16 using 4, 1:4, 2, 1:2 (H ————— n ————— of 4 bits)

NOT & OR using 2, 1:2 multiplexer:


map $s_0 + s_1$ as input in decoder



Demultiplexer as Decoder :

- obtain 2:4 decoder using 1:4 demux.
- 3:8 decoder using 1:8 demux.

1:4 demux \rightarrow 2:4 decoder




$S_0 \quad S_1$	$J_{01} \quad J_0$	$y_0 \quad y_1 \quad y_2 \quad y_3$
	0 0	1 0 0 0
*	0 1	0 1 0 0
we don't have to do anything with outputs.	1 0	0 0 1 0
in decoder + demux.	1 1	0 0 0 1

* consider s_1 & s_0 in demux as inputs.

and

I as 0.5 volt power supply.


\rightarrow thus demux becomes decoder.



* for decoded inputs.

1:4 demux \rightarrow 2:4 decoder

* for 3:8 decoder + 1:8 demux



* consider s_0, s_1 & s_2 as inputs

& I as 0.5 volt power in
demux = 4-to-8 Decoder.

77

LHS \rightarrow S

RHS \rightarrow Y(2)

① T.T

② Expr of y in terms of S.

① 77 of 21.

② Expr of 2:1

③ Applu values to
such that we get required gate.

PAGE NO.


DATE

A4
32A
3, 31, 9, 20

* Basic logic gates using Mux: (2:1)

* Input

NOT Gate




Truth table

S	Y
0	1
1	0

∴ $y = \bar{S}$ according to (T.T).

* AND Gate using (2:1)



$$y = A \cdot B$$


E	S	Y
0	x	0
0	0	I ₀
1	1	I ₁

∴ 77

$$\rightarrow y = \bar{E} \cdot \bar{S} I_0 + E \cdot S I_1$$

$$y = \bar{S} I_0 + S I_1$$

put S = A, I₁ = B, I₀ = 0



$$y = \bar{A} \cdot 0 + A \cdot B$$

$$y = AB \Rightarrow \text{AND}$$

* OR Gate $\Rightarrow (A + B)$

$$y = \bar{S} I_0 + S I_1$$

E S Y

1 x

1 0 I₀

1 1 I₁

put ~~I₀~~ I₀ = B, S = A.

I₁ = 1.

- ① Truth table of 2:1
 ② Eqs of 2:1
 ③ $S = A$

- ④ Truth table of Mux
 ⑤ Determine value of $I_0 \oplus I_1$
 (by grouping 4x4 in pairs of 2)


A	B	Y	
0	0	0	$Y = B$
0	1	1	
1	0	1	
1	1	1	$Y = 1$

despite.


Despite $B = 1$,

$Y = A \oplus 1$.

$\therefore I_0 \oplus B, I_1 \oplus 1$



NOR Gate using 2:1



NOR \rightarrow

A	B	Y	
0	0	1	$\cancel{Y = B}$
0	1	0	$Y = \overline{B}$
1	0	0	$Y = 0$
1	1	0	


$Y = \text{complement of } B \Rightarrow \overline{B} = I_0$.

$\underline{\underline{Y = 0, \text{irrespective of } A \text{ & } B. = I_1.}}$

$$\boxed{\overline{A} \cdot \overline{B}} \rightarrow A \cdot 0 \rightarrow \text{Norgate.}$$

(2:1)

* Nand Gate (2:1 mux)




<u>NAND</u>		A	B	Y	
0	0	0	0	1	$A=0$
0	1	0	0	1	$\underline{Y=1}$
1	0	0	1	0	$\underline{Y=\overline{B}}$
1	1	1	0	0	

for $A=0, Y=1$

$Y=\overline{B}$, Y is always complement of B .

$$\begin{aligned}
 & J_0 = 1, J_1 = B \\
 & = \overline{S} J_0 + S J_1 \\
 & = \overline{A} \cdot 1 + A \cdot \overline{B} \\
 & = \overline{A} + A \overline{B} \\
 & = (\overline{A} + A) \cdot (\overline{A} + \overline{B}) = \overline{\overline{A} + \overline{B}} = \underline{\underline{\text{NAND}}}
 \end{aligned}$$


* XOR (2:1)



<u>XOR</u>		A	B	Y	
0	0	0	0	0	$\overline{Y=B}$
0	1	0	0	1	
1	0	0	1	1	
1	1	1	0	0	

$\overline{\overline{A} \cdot B + A \cdot \overline{B}} = \underline{\underline{A \oplus B}}$

* XNOR Gate using MUX 2:1



XNOR

A	B	Y	
0	0	1	$Y = \bar{B}$
0	1	0	
1	0	0	$Y = \bar{B}$
1	1	1	

$\bar{I}_0 \rightarrow \bar{I}_{01} \Rightarrow Y$.

$\bar{A}\bar{B} + A\bar{B} = \underline{\underline{A \oplus B}}$

* At one time only one input is high rest all low.

PAGE NO.	
DATE	/ /


Encoder :

- has n outputs & $M < 2^n$ ~~out~~ inputs

More inputs less output

* * * It has been assumed that at a given time only one input is high & depending on that we get the output.

4:2 encoder, 4 inputs 2 outputs.




Truth table of 4:2 Encoder.

I ₀	I ₁	I ₂	I ₃	A	B
0	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

~~$A = D_2 + D_3 \Rightarrow A$~~ } A is high for $I_2 + I_3$
 ~~$B = D_1 + D_3 \Rightarrow B$~~


Fan of output $A = I_3 + I_2$. } Based on output
 $B = I_1 + I_3$. } should include ①.



only single input is high at a time.

PAGE NO.	/ /
DATE	/ /

8:3 encoder. 8 inputs & 3 outputs.



Truth table

I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	A	B	C
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	1	0	0	1	0	0
0	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	0	0	0	0	1	1	1
I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	A	B	C

Fan of A $\rightarrow I_4 + I_5 + I_6 + I_7$.


i.e. (A is high at)

Fan of B $\rightarrow I_6 + I_7 + I_3 + I_2$ I₀ 1 2 3 4 5 6 7


i.e. (B is high for input).

Fan of C $\rightarrow I_7 + I_3 + I_5 + I_1$. (6, 1, 7, 4, 1, 5)

Diagram



(1, 3, 5, 7) (C)



At one pt only one input pin is high.

PAGE No.	
DATE	/ /

Application of Encoder : saving I/O pins

Decimal to BCD (10:4)

(10:4) → each input = decimal.
each output = BCD.

① 7.7. → 10 inputs - LHS
→ 4 outputs of BCD at RHS.

② Eqn

③ Plot

Priority Encoder:

To set priority to the inputs.

if I₁ & I₂ are high simultaneously,
I₂ will be more priority.
& output will be from I₂.

Other case - I₂ & I₃ are high simultaneously.
I₃ will be more priority.
& output will be from I₃.


When all inputs are zero → we have a V pin or
Output.

- #
- (1) 77 of priority encoder
 - (2) always check the value of highest priority
 - (3) ESR.

PAGE NO.	/ / /
DATE	/ / /

Priority Encoder

* assume $I_0 = \text{low priority}$
 $\& I_3 = \underline{\text{max priority}}$



If $I_3 = \text{high}$, no need to check rest.

Truth-table

Priority				Y_1	Y_2
I_3	I_2	I_1	I_0		
0	0	0	0	x	x
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1

Truth-table → always check the highest priority

I_0	I_1	I_2	I_3	$Y_1(A)$	$Y_2(B)$	V
0	0	0	0	0	0	0
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

$$Y_1 \Rightarrow (I_2 + I_3)$$

$$\underline{\text{high at } (I_2 + I_3)}$$

$$Y_2 \Rightarrow (I_1 + I_3)$$

$$\underline{\text{high at } (I_1 + I_3)}$$

$$x + (\bar{x} \cdot y) = (x+y) \cdot (x+y)$$

DATE	
NAME	/ /

$V = I_0 + I_1 + I_2 + I_3$.

$$Y_1(A) = 0 \cdot I_3 + \bar{I}_3 \cdot I_2 = (I_3 + I_2)$$

$$Y_2(B) = \underbrace{I_1}_{\frac{1}{A}} \cdot \underbrace{\bar{I}_2}_{\frac{1}{B}} \cdot \bar{I}_3 + I_3$$


$$= \cancel{I_1}(\bar{I}_3 + \bar{I}_2) \cdot \cancel{I_2}$$

$$= \underline{(I_3 + \bar{I}_2)} \cdot \underline{(I_3 + \bar{I}_2 + I_1)}$$


$$Y_1(A) = (I_3 + I_2)$$

$$Y_1(A) = (I_3 + \underline{(\bar{I}_2 + I_1)})$$

$I_1 \quad I_2 \quad I_3$



$$(I_3 + I_2) = A = Y_1$$




$$B = (\bar{I}_2 \cdot I_1) + (I_3)$$

$(8:3) \rightarrow$ same working as $4:2$ $I_0 \dots I_7 \{ABC\}V$.

$(8:3)$ using $(4:2)$:

study
during
exams

at only one of the output is high at a time.



Decoder : (4:10) (3:8)

* More outputs less inputs.

* Used for \rightarrow BCD to Decimal.

3:8 decoder, 3 inputs, 8 outputs

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$A \bar{A} \quad B \bar{B} \quad C \bar{C}$$

$$D_1 = \bar{A} \bar{B} C$$

$$(\bar{A} \bar{B} \bar{C}) \longrightarrow D \rightarrow D_0$$

$$D_2 = \bar{A} B \bar{C}$$

$$(\bar{A} \bar{B} C) \longrightarrow D \rightarrow D_1$$

$$D_3 = \bar{A} B \bar{C}$$

$$(\bar{A} B \bar{C}) \longrightarrow D \rightarrow D_2$$

$$D_4 = A \bar{B} \bar{C}$$

$$(\bar{A} B C) \longrightarrow D \rightarrow D_3$$

$$D_5 = A \bar{B} \bar{C}$$

$$(A \bar{B} \bar{C}) \longrightarrow D \rightarrow D_4$$

$$D_6 = A B \bar{C}$$

$$(A \bar{B} C) \longrightarrow D \rightarrow D_5$$

$$D_7 = A B \bar{C}$$

$$(A B \bar{C}) \longrightarrow D \rightarrow D_6$$

OR


$$(A B C) \longrightarrow D \rightarrow D_7$$

For BCD to Decimal. (~~4:10~~ 4:10).


BCD \rightarrow Input (A, B, C, D).

Output \rightarrow Decimal (value of decimal).

4:16 using 318 decoders.



818 using 2:4.



① Outputs remains as it is

② combine inputs as single input

③ Enable (use as switch NOT gate)