

Name : Ritesh Jha

Roll No : 16010423076

Batch : SY-IT(B3)

Subject : Digital Systems IA2 : Subtask 1

Virtual lab: <https://de-iitr.vlabs.ac.in/exp/4bit-sipo-shift-register/index.html>

Design and Verify the 4-Bit Serial In - Parallel Out Shift Registers.


Aim :

To analyse the circuit and truth table of 4-bit SIPO (serial input parallel output) shift register by using IC 7474 (D flip flop).

Theory :

In a Serial In Parallel Out (SIPO) shift register, data is entered one bit at a time and retrieved all at once in parallel. The first bit goes into the first flip-flop, and with each clock pulse, the data shifts to the next flip-flop while a new bit is added. The register is first cleared, and as each clock pulse comes in, the bits keep moving through the register until the entire data is stored across all the flip-flops. After n clock pulses, the n-bit input data is available as a parallel output. This process works for both right-shift and left-shift registers; the only difference is the direction in which the data moves.

Pretest :



Virtual Labs
An IIT Madras Initiative

★★★★☆

Rate Me

Report a Bug

[Electronics and Communication Engineering](#) > [Digital Electronics 1](#) > [Experiments](#)

Aim

Theory

Pretest

Procedure

Simulation

Posttest

References

Feedback

Design and Verify the 4-Bit Serial In - Parallel Out Shift Registers.

A register that can be used to provide data movements _____

- ☐ a: Parallel Register
- ☐ b: Simple Register
- ☐ c: Serial Register
- ☒ d: Shift Register

An n-bit register has a group of _____ flip-flops and some logic gates.


- ☒ a: n
- ☐ b: p
- ☐ c: 10
- ☐ d: 01

Shifting a register content to left by one position is equivalent to _____

- ☐ a: division by 2
- ☐ b: addition by 2
- ☒ c: multiplication by 2



Virtual Labs
An MoE, Govt of India Initiative

[Rate Me](#)[Report a Bug](#)

Shifting a register content to left by one position is equivalent to _____

- ☐ a: division by 2
- ☐ b: addition by 2
- ☒ c: multiplication by 2
- ☐ d: subtraction by 2

To serially shift a nibble(4 bits) of data into a shift register,there must be _____

- ☐ a: 1 clock pulse
- ☐ b: 8 clock pulses
- ☒ c: 4 clock pulses
- ☐ d: 1 clock pulse for each 1 in the data

What is meant by parallel load of a shift register?

- ☐ a: Parallel shifting of data
- ☐ b: Each flip-flop is loaded with data one at a time
- ☒ c: All flip-flops are preset with data
- ☐ d: None of the above


Submit Quiz

5 out of 5

Justification of Pretest :

1. A shift register is used to move data either bit-by-bit (serially) or all at once (in parallel) by shifting its contents left or right.
2. An n-bit register has n flip-flops, where each flip-flop stores one bit of data, and logic gates control how it operates.
3. Shifting binary data left by one place multiplies the number by two because each bit moves to a higher value position.
4. Each clock pulse shifts one bit of data into the register, so it takes four clock pulses to fully load a 4-bit value (nibble).
5. Parallel loading means all flip-flops get data at once, unlike serial loading, where data is loaded one bit at a time.


Simulation :




Simulation Explanation :

1. **Power Supply Setup:** The circuit runs on a +5V supply, with the Reset pin ensuring the flip-flops are prepared for data input.
2. **Data Input and Shifting:** Data is fed serially at the input (D), and with each clock pulse, the data moves through the flip-flops.
3. **Initial Shift:** On the first clock pulse, the data is visible at Q₃, indicated by the LED.
4. **Continuous Shifting:** With each additional clock pulse, data shifts from Q₃ to Q₂, and new input appears at Q₃. This continues until all 4 bits are shifted, reaching Q₀.
5. **Final Output:** After all 4 bits have shifted, the final states of Q₃ to Q₀ are displayed on the LEDs. The "Print" option saves the simulation results.

Postlab :





Rate Me

Report a Bug

Electronics and Communication Engineering > Digital Electronics 1 > Experiments

Aim

Theory

Pretest

Procedure

Simulation

Posttest

References

Feedback

Design and Verify the 4-Bit Serial In - Parallel Out Shift Registers.

Based on how binary information is entered or shifted out, shift registers are classified into _____ categories.


☐ a: 2
☐ b: 3
☒ c: 4
☐ d: 5


How can parallel data be taken out of a shift register simultaneously?

☐ a: Use the Q output of the first FF
☐ b: Use the Q output of the last FF
☐ c: Tie all of the Q outputs together
☒ d: Use the Q output of each FF

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains _____

☐ a: 01110
☐ b: 00001





Rate Me

Report a Bug

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains _____

☐ a: 01110
☐ b: 00001
☐ c: 00101
☒ d: 00101

The full form of SIPO is _____

☒ a: Serial-in Parallel-out
☐ b: Parallel-in Serial-out
☐ c: Serial-in Serial-out
☐ d: Serial-In Peripheral-Out

A shift register that will accept a parallel input or a bidirectional serial load and internal shift features is called as?

☐ a: Tristate
☐ b: End around
☒ c: Universal
☐ d: Conversion

Submit Quiz

5 out of 5

Conclusion :

I learned how a 4-bit Serial In Parallel Out (SIPO) shift register works by analyzing its circuit and truth table using IC 7474. I understood how data is shifted through the flip-flops with each clock pulse, moving one bit at a time and how the parallel output is retrieved. This helped me grasp how binary data is stored and transferred in digital circuits, as well as the difference between serial and parallel data loading.