FUNDAMENTALS OF VLSI ARCHITECTURES

Course Project

Design and Implementation of 16-point FFT using CORDIC in Verilog



Submitted by,

AILA TEJ RITHVIK - 244102401

EEE - VLSI & NANOELECTRONICS

Contents

1	Introduction	2
2	CORDIC Algorithm Overview	2
3	FFT Architecture	2
4	Design Considerations	2
5	Verilog Implementation	3
6	RTL Schematic	3
7	Behavioral Simulation	6
	7.1 inputs	6
	7.2 Outputs	
	7.3 Results	9
8	Synthesis Results (Kintex-7 FPGA)	10
	8.1 Power Consumption	10
	8.2 Timing Report	11
	8.3 Utilization	12
9	Post Synthesis Functional Simulation	13
	9.1 inputs	13
	9.2 Outputs	14

1 Introduction

The Fast Fourier Transform (FFT) is a widely used algorithm for computing the Discrete Fourier Transform (DFT) efficiently. It is essential in applications such as spectral analysis, image processing, and wireless communication. The CORDIC (COordinate Rotation DIgital Computer) algorithm offers a hardware-friendly approach to compute sine, cosine, magnitude, and phase, making it suitable for FFT implementations on FPGAs. This report presents the design and implementation of a 16-point Fast Fourier Transform (FFT) using the CORDIC algorithm in Verilog. The FFT is a fundamental tool in signal processing, and the CORDIC method enables efficient computation of trigonometric functions without multipliers. The document discusses the theoretical background, architectural design, simulation results, and synthesis metrics for FPGA deployment.

2 CORDIC Algorithm Overview

CORDIC is an iterative algorithm that performs vector rotations using only shift and add operations. It is particularly useful for computing trigonometric functions, polar-to-rectangular conversions, and vice versa. The algorithm operates in two modes:

- Rotation Mode: Used for computing sine and cosine.
- Vectoring Mode: Used for computing magnitude and phase.

3 FFT Architecture

The 16-point FFT is implemented using a radix-2 decimation-in-time (DIT) structure. Each butterfly unit uses CORDIC to compute the twiddle factors. The architecture includes:

- Input buffer for 16 complex samples
- 4 stages of butterfly computation
- CORDIC-based twiddle factor generator
- Output buffer for transformed data

4 Design Considerations

Key considerations in the design include:

- Fixed-point representation for CORDIC precision
- Pipelining for throughput optimization
- Resource sharing for area efficiency
- Latency vs accuracy trade-offs in CORDIC iterations

5 Verilog Implementation

The design is modularized into:

- cordic-block.v: Implements the CORDIC core
- Butterfly.v: Performs butterfly operations
- Eight-point-fft.v: performs 8 point fft operation
- Sixteen-point-fft.v: Performs 16 point fft operation using Eight-point-fft blocks.
- FFT-top.v: Top-level module integrating all components including input and output buffers.

6 RTL Schematic




Figure 1: RTL Schematic of 16-point FFT using CORDIC




Figure 2: RTL Schematic of 8-point FFT using CORDIC




Figure 3: RTL Schematic of Butterfly block




Figure 4: RTL Schematic of single iteration CORDIC block

7 Behavioral Simulation




Figure 5: Simulation waveforms

7.1 inputs



Figure 6: Time Domain Inputs




Figure 7: Time Domain Inputs

7.2 Outputs



Figure 8: FFT Simulation: Frequency Domain Output




Figure 9: Results form Software based Calculator for comparison between expected results and actual results

7.3 Results

Outputs from the simulation was compared with outputs from software-based calculation and the results matched.

Maximum Absolute Error = 0.024

Average Absolute Error = 0.012

8 Synthesis Results (Kintex-7 FPGA)

8.1 Power Consumption

Summary **On-Chip Power** Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or Dynamic: 0.139 W (63%) vectorless analysis. Note: these early estimates can change after implementation. Clocks: 0.065 W (47%) 63% 47% 0.22 W **Total On-Chip Power:** Signals: 0.030 W (22%) 22% **Design Power Budget: Not Specified** Logic: 0.036 W (26%)26% Process: typical I/O: W 800.0 (5%)37% **Power Budget Margin:** N/A Device Static: 0.081 W (37%) **Junction Temperature:** 25.4°C Thermal Margin: 59.6°C (31.4 W) Ambient Temperature: 25.0 °C Effective &JA: 1.9°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity

Figure 10: Power Consumption Report

8.2 Timing Report

Setup Hold Pulse Width Worst Negative Slack (WNS): 2.428 ns Vorst Hold Slack (WHS): 0.064 ns Total Negative Slack (TNS): 0.000 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns

10393

Number of Failing Endpoints:

Total Number of Endpoints:

9791

Number of Failing Endpoints: 0

Total Number of Endpoints:

All user specified timing constraints are met.

10393

Number of Failing Endpoints: 0

Total Number of Endpoints:





Figure 11: Timing Summary

8.3 Utilization



Summary




Figure 12: Resource Utilization Report

9 Post Synthesis Functional Simulation




Figure 13: Simulation waveforms

9.1 inputs




Figure 14: Time Domain Inputs



Figure 15: Time Domain Inputs

9.2 Outputs




Figure 16: FFT Simulation: Frequency Domain Output



Figure 17: FFT Simulation: Frequency Domain Output