

Q1. Implement a 3-bit incrementer using the FPGA CLB block shown below. The 3-bit incrementer will have $A_2A_1A_0$ (A) as input and $S_2S_1S_0$ (S) as output. Clearly mention all the signal names and 8x2 memory contents of the CLB shown below. (The output S is equal to input i.e. A plus 1 i.e. if $A=000$ i.e. $A_2=0, A_1=0$ and $A_0=0$, then output $S = 001$ i.e. $S_2=0, S_1=0, S_0=1$, similarly when $A=001$, $S=010$;... $A=111, S=000$) [6]

