**Q4.** Using the simplified block diagram of the XC4000 CLB configured as 16x1 memory, show it can be used to build a 8x1 dual-port RAM. Show all signals explicitly needed for the CLB to act as dual-port distributed

memory.

[4]

