# Project report on ELEVATOR CONTROLLER

Submitted by: Team Elevators



### Group Members:

- 1. Aadarsh Chouragade BT21ECE070
  - 2. Kushagra Rai BT21ECE068
  - 3. Ritik Kumar BT21ECE067

A report submitted for the partial fulfilment of the requirements of the course <u>ECL-303 Hardware Description Languages</u>

Submission Date: 20/11/2023

Under the guidance of:
Dr. Mayank Thacker
Department of Electronics and Communication Engineering




Chapter No.	Particular	Page No.
1	Introduction	2
2	Code	5
3	References	12

#### Chapter 1: Introduction

This project is designed for an nine floor elevator controller. of an integrated circuit that can be used as part of elevator controller. The elevator decides moving direction by comparing request floor with current floor. In a condition that the weight has to be less than 4500lb and door has to be closed. If the weight is larger than it, the elevator will alert automatically. There is a sensor at each floor to sense whether the elevator has passed the current floor. This sensor provides the signal that encodes the floor that has been passed. The core parts of the design are, three cases of elevator, implemented using if -else statements when we receive requested floor.





HARDWARE MODEL




Figure 1-2 Development Board (top view)

## Chapter 2: Code

```
module elevator(seconds,clk,on,over_weight,
requested_floor,up,weight_alert,down,open_door,rescue,responce_rescue,
out1, reset, current floor reg);
//input ports
 input clk;
 input on;
 input rescue;
 input over weight;
 input [3:0] requested_floor;
 input reset;
//output ports
 output up;
 output weight_alert;
 output down;
 output open door;
 output responce_rescue;
output [3:0] req_floor;
 output seconds;
```

```
//registers
 output reg [3:0] current floor reg = 4'b0000; // using
 reg up pressed;
 reg down_pressed;
 reg door open;
 reg weight over;
 reg rescue alert;
delay name(clk,seconds);
always @(posedge seconds)
begin
else if(rescue == 1'b1) begin
            up pressed \leq 1'b0;
           down pressed <= 1'b0;
            rescue alert <= 1'b1;
            end
else
      if(over weight == 1'b1) begin
            up pressed \leq 1'b0;
            down pressed <= 1'b0;
            weight over <= 1'b1;
door open <= 1'b1;
     end
else
begin // here starts the normal working mode of elevator -->>
if (current floor reg < requested floor)
begin //If requested floor is greater than current floor,the lift moves Up
```

```
current floor reg <= current floor reg + 1;
    up pressed <= 1'b1; //up pressed is made high
    down pressed <= 1'b0;
end
else if ( current floor reg > requested floor)
begin
    current floor reg <= current floor reg- 1;
    up pressed \leq 1'b0;
    down pressed <= 1'b1;
   end
if (current floor reg == requested floor && door open == 1'b0) //Here
we have reached the current floor
begin
   door open \leq 1'b1;
end
else
begin
             door open <= 1'b0;
   end
  end
 end
assign up = up pressed;
 assign down = down pressed;
 assign open door = door open;
 assign weight_alert = weight_over;
```

```
assign responce_rescue = rescue_alert;
assign req floor = current floor reg;
 output [13:0] out1;
 wire [6:0] o1,o2;
 sev Seg inst1(requested floor,o1);
 sev Seg inst2(current floor reg,o2);
 assign out1 = \{02,01\};
endmodule
module sev Seg(bcd,s);
   input wire [3:0] bcd;
   output wire [6:0] s;
   reg [6:0] seg;
       assign s = seg;
  always @(bcd)
  begin
     case (bcd) //case statement
     4'b0000 : seg = 7'b1000000;
                   4'b0001 : seg = 7'b1111001;
                   4'b0010 : seg = 7'b0100100;
                   4'b0011 : seg = 7'b0110000;
                   4'b0100 : seg = 7'b0011001;
```

```
4'b0101 : seg = 7'b0010010;
                  4'b0110 : seg = 7'b0000010;
                  4'b0111 : seg = 7'b1111000;
                  4'b1000 : seg = 7'b00000000;
                  4'b1001 : seg = 7'b0011000;
                  default: seg = 7'b11111111;
    endcase
  end
endmodule
module delay (clk, seconds);
output reg seconds;
input clk;
reg [26:0] count;
always @(posedge clk)
begin
      if (count == 27'd25 000 000) begin
    count = 0;
             seconds=~seconds;
  end else begin
    count \leq count + 1'b1;
  end
end
endmodule
module sev Seg(bcd,s);
   input wire [3:0] bcd;
  output wire [6:0] s;
```

```
reg [6:0] seg;
       assign s = seg;
  always @(bcd)
  begin
    case (bcd) //case statement
     4'b0000 : seg = 7'b1000000;
                  4'b0001 : seg = 7'b1111001;
                  4'b0010 : seg = 7'b0100100;
                  4'b0011 : seg = 7'b0110000;
                  4'b0100 : seg = 7'b0011001;
                  4'b0101 : seg = 7'b0010010;
                  4'b0110 : seg = 7'b0000010;
                  4'b0111 : seg = 7'b1111000;
                  4'b1000 : seg = 7'b00000000;
                  4'b1001 : seg = 7'b0011000;
                  default: seg = 7'b11111111;
    endcase
  end
endmodule
module delay (clk, seconds);
output reg seconds;
input clk;
reg [26:0] count;
always @(posedge clk)
begin
      if (count == 27'd25 000 000)
    begin
    count = 0;
```

```
seconds=~seconds;
end
else
begin
count <= count + 1'b1;
end
end
endmodule
```

#### REFERENCES:

- 1) https://www.javatpoint.com/verilog
- 2) Verilog HDL: A Guide to Digital Design and Synthesis