ALARM CLOCK

Introduction:

Modelled in Verilog, alarm clock synthesised is functional to be used as daily use alarm clock. User can set an alarm in this clock.

Explanation:

Alarm clock synthesised, takes multiple inputs such as input time, clock, load_time, load_alarm set_alarm, stop_alarm and an active low reset button. In output it shows current time, and alarm rings if alarm is set.

- Input time user can input time in hh:mm format, this input time will be used to load time and load alarm to the module.
- Clock we are using a clock of frequency 100Hz (10ms)
- load_time when load_time is high, clock time is set to input time, ss being 00
- load_alarm when load_alarm is high, alarm time is set to input time, ss being 00
- set_alarm to set the alarm, when high alarm is set i.e., when current time reaches alarm time, alarm rings.
- stop_alarm a button for user to stop the ringing alarm, active high.
- reset resets the clock time to input time, alarm time to 00:00, and stops the alarm
 if ringing

It outputs the time in hh:mm:ss format, a 7 seg BCD can be used to display time, and a ringing equipment can be installed at alarm output.

Alarm Operation:

This clock is designed such that, if the set_alarm is high and current time reaches alarm time, alarm rings. Now, user can stop the alarm using stop_alarm button, but if user is not active and stop_alarm is not pressed, alarm will ring for one minute then it will stop automatically, and again ring after nine minutes. This process repeats three times, if user is inactive and after that it will stop ringing. User can get out of this process as soon as he pressed stop_alarm button.

Code Structure:

Input and Output ports

```
module alarm_clock (
   rst_bar, clk, h1_in, h0_in, m1_in, m0_in, load_time, load_alarm, set_alarm, stop_alarm,
   alarm, h1_out, h0_out, m1_out, m0_out, s1_out, s0_out
            rst bar,
            load time, // when high, sets clock time to input time
            load_alarm, // when high, sets alaram time to input time
            set_alarm, // when high, alarm rings when clock time reaches alarm time
            stop_alarm; // when high, stops the ringing alarm
   input [1:0] h1_in; // inputs the MSB of hrs, (0-2)
   input [3:0] h0_in; // inofputs the LSB of hrs, (0-9)
   input [2:0] m1_in; // inputs the MSB mins, (0-5)
input [3:0] m0_in; // inputs the LSB of mins, (0-9)
   output reg alarm;
   output reg [1:0] h1_out; // outputs the MSB of hrs, (0-2)
   output reg [3:0] h0_out; // outputs the LSB of hrs, (0-9)
   output reg [2:0] m1_out; // outputs the MSB of mins, (0-5)
   output reg [3:0] m0_out; // outputs the LSB of mins, (0-9)
output reg [2:0] s1_out; // outputs the MSB of secs, (0-5)
   output reg [3:0] s0_out; // outputs the LSB of secs, (0-9)
```

Registers to store alarm time and clock time

```
// we need temperory clock time and alarm time for operations to be followed

reg [1:0] temp_c_h1, temp_a_h1; // MSB of hrs of clock and alarm (0-2)

reg [3:0] temp_c_h0, temp_a_h0; // LSB of hrs of clock and alarm (0-9)

reg [2:0] temp_c_m1, temp_a_m1; // MSB of mins of clock and alarm (0-5)

reg [3:0] temp_c_m0, temp_a_m0; // LSB of mins of clock and alarm (0-9)

reg [2:0] temp_c_s1, temp_a_s1; // MSB of secs of clock (0-5)

reg [3:0] temp_c_s0, temp_a_s0; // LSB of secs of clock (0-9)
```

we have clock of 100 Hz which could be converted into clock of 1Hz, for ease in operations later

- clock operation
 - 1) reset button

```
if (!rst_bar) begin
   temp_c_h1 <= h1_in;
   temp_c_h0 <= h0_in;</pre>
   temp_c_m1 <= m1_in;
   temp_c_m0 <= m0_in;
   temp_c_s1 <= 3'b0;
   temp_c_s0 <= 4'b0;
   temp_a_h1 <= 2'b0;
   temp_a_h0 <= 4'b0;
   temp_a_m1 <= 3'b0;
   temp_a_m0 <= 4'b0;
   temp a s1 <= 3'b0;
   temp_a_s0 <= 4'b0;
   alarm <= 1'b0;
                              // alarms turns off at reset
if (!rst_bar) begin
    alarm <= 1'b0;
    min 1 = 1'b0;
    min_9 = 1'b0;
    loop_3 = 1'b0;
    num_1 = 8'b0;
    num_9 = 10'b0;
    num_3 = 2'b0;
```

2) load time

3) load alarm

4) counting with time

```
if (temp c s0 >= 9) begin
    temp c s0 <= 0;
    if (temp_c_s1 >= 5) begin
        temp_c_s1 <= 0;
        if (temp c m0 >= 9) begin
                                                               // if m0 = 9, then m0 = 0
            temp c m0 <= 0;
                                                               // and m1 gets incremented
                                                               // mm == 59, it should get to 00
             if (temp c m1 >= 5) begin
                 temp c m1 <= 0;
                 if (temp_c_h1 < 2) begin</pre>
                     if (temp_c_h0 >= 9) begin
                         temp_c_h0 <= 0;
                         temp_c_h1 <= temp_c_h1 + 1;
                     else temp c h0 \leftarrow temp c h0 + 1;
                else if (temp_c_h1 >=2) begin
if (temp_c_h0 >= 3) begin
                         temp c h0 <= 0;
                         temp_c_h1 <= 0;
                     else temp_c_h0 <= temp_c_h0 + 1;
            else temp_c_m1 <= temp_c_m1 + 1;</pre>
        else temp_c_m0 <= temp_c_m0 + 1;</pre>
    else temp_c_s1 <= temp_c_s1 + 1;
else temp_c_s0 <= temp_c_s0 + 1;</pre>
```

alarm operation

```
always @(negedge clk 1 or negedge rst bar) begin
    if (!rst bar) begin
                          // alarms turns off at reset
       alarm <= 1'b0;
       min 1 <= 1'b0;
       min_9 <= 1'b0;
       loop 3 <= 1'b0;
    else if (set_alarm) begin // when set_alarm is high and clock time matches alarm time
       if ({temp c h1,temp c h0,temp c m1,temp c m0,temp c s1,temp c s0} ==
            {temp_a_h1,temp_a_h0,temp_a_m1,temp_a_m0,temp_a_s1,temp_a_s0} ) begin
       alarm <= 1'b1;
       min_1 <= 1'b1;
       min 9 \leftarrow 1'b0;
       loop_3 <= 1'b1;
       end
end
```

Testbench

Input and Output ports

```
`timescale 1ms/1ms
`include "alarm_clock.v"

module tb_alarm_clock;

reg clk, rst_bar, load_time, load_alarm, set_alarm, stop_alarm;  // inputs are declared reg datatype

reg [1:0] h1_in;  // MSB of hrs,  (0-2)
 reg [3:0] h0_in;  // LSB of hrs,  (0-9)
 reg [2:0] m1_in;  // MSB of mins,  (0-5)
 reg [3:0] m0_in;  // LSB of mins,  (0-9)

wire alarm;  // outputs are declared wire datatype

wire [1:0] h1_out;  // MSB of hrs,  (0-2)
 wire [3:0] h0_out;  // LSB of hrs,  (0-9)
 wire [2:0] m1_out;  // MSB of mins,  (0-5)
 wire [3:0] m0_out;  // LSB of mins,  (0-9)
 wire [3:0] s1_out;  // MSB of secs,  (0-5)
 wire [3:0] s0_out;  // LSB of secs,  (0-9)
```

Setting the timescale with units and precision both 1ms, and including the file containing design under test. Input ports are declared reg type and output ports as wire type.

Module instantiation & clock

```
alarm_clock DUT
(
rst_bar, clk, h1_in, h0_in, m1_in, m0_in, load_time, load_alarm, set_alarm, stop_alarm,
alarm, h1_out, h0_out, m1_out, m0_out, s1_out, s0_out
);

localparam CLK_PERIOD = 10;  // clock with timeperiod 10ms (100 Hz)
always #(CLK_PERIOD/2) clk=~clk;
```

Module is instantiated with name 'DUT', input and output parameters are fed. We are using clock of 50Hz, hence declared using localparam

Initialising the input values and dumping

Active low reset button

Input time

```
initial begin // handles input time
           h1_in = 2'd0;
                           h0 in = 4'd7;
   #1e4
           m1_in = 3'd1;
                           m0_{in} = 4'd0;
           h1 in = 2'd0;
                           h0 in = 4'd9;
   #4e4
           m1 in = 3'd0;
                           m0 in = 4'd5;
           h1_in = 2'd1;
                           h0 in = 4'd2;
   #9e6
           m1_in = 3'd1;
                           m0_in = 4'd0;
           h1 in = 2'd1;
                           h0 in = 4'd3;
   #1e7
           m1_in = 3'd4;
                           m0_{in} = 4'd0;
           h1 in = 2'd1;
                           h0 in = 4'd5;
   #6e6
           m1_in = 3'd3;
                           m0_{in} = 4'd0;
   #6e6
           h1 in = 2'd2;
                           h0 in = 4'd3;
           m1_in = 3'd1;
                           m0_in = 4'd5;
```

load time and load alarm

```
load_time = 1'b1;
#3e4
#1e3
        load_time = 1'b0;
#7e4
        load_alarm = 1'b1;
        load alarm = 1'b0;
#1e3
#9e6
        load alarm = 1'b1;
        load_alarm = 1'b0;
#1e3
        load alarm = 1'b1;
#1e7
       load alarm = 1'b0;
#1e3
#6e6
       load_alarm = 1'b1;
       load alarm = 1'b0; // t = 25074 sec
#1e3
```

set alarm and stop alarm


Synthesising and Output

Synthesised using command – iverilog -o <destination_file.vvp> <source_file.v>

After executing this command, a .vvp file is synthesised along with a .vcd file with file name as in \$dumpfile()

Then accessed using command - vvp <destination_file.vvp>

To view the output, use gtkwave and open .vcd file in it



All the outputs, exactly matched with the expected results.

Conclusion

The Verilog code for an alarm clock involves defining the various components and their connections within the circuit, specifying their functionalities and behaviours. This includes defining clock signals, input/output signals, and the logic for controlling the display, alarm settings, triggering the alarm sound and snooze feature.