

- Am amplifier operating from a single 15 V supply provides a 12-V peak to beak sine wave signal to a IKD load and draws negligible input current from the signal source. The de current drawn from the 15V supply is 8 mA. What is the power dissipated in the amplifier and what is the amplifier efficiency?
- 2. Consider a transistor amplifier with transfer characteristic:

 $V_0 = 10-10^{-11} e^{40 \text{ VI}}$, which applies for $V_{\text{I}} \geq 0 \text{ V}$ and $V_0 \geq 0.3 \text{ V}$. Suppose a fositive input signal of ImV is superimposed on the dc bias voltage V_{I} . Find the dc input voltage, $V_{\rm I}$, corresponding to a mean output voltage $V_0=5V$. Determine the output signal.

Plot Iour as a function of Vout for the circuit shown in figure 1 as Vour varies from OV to 10V in 2V increments. Plot this characteristic for In=10 MA, 20 MA and 30 MA.



4. If Vin=0.5 cos wt, calculate Vout for circuits in figures 2 (a), (b) and (c).






Figure 2

- 5. An amplifier with 40dB of small signal open circuit voltage gain, an input resistance of IMI, and an output resistance of 10 D drives a load of 100 D. What voltage and power gains (expressed in dB) would you expect with the load connected? If the amplifur has a peak output current limitation of 100mA, what is the rms value of the largest sine wave input for which an undistorted output is possible? What is the corresponding output power available?
- 6. A 10mV signal source having an internal resistance of 100KD is connected to an amplifier for which the input resistance is 10 K.D., the open circuit voltage gain is 1000 V/v, and the output racidance in $1 \text{ K}\Omega$. The amplifier is connected in turn to a 100Ω load. What overall voltage gain results as measured from the source internal voltage to the load? Where did all the gain go? What would the gain be if the source was connected directly to the load? What is the realio of these two gains? What can you conclude from this?
- Suppose you are given two amplifiers, A and B to connect in cascade between a 10mV, 100 K I source and a 100 D load. The amplifiers have voltage gain, input resistance and output resistance as follows: - For A, 100 V/V, 10KI, 10KI respectively and for B IV/V, 100 KI, 100 KI, 100 KI Suggest how the amplifiers are to be connected from source S to load L, ie. which one of SAR and SBAL is a better configuration. Explain your answer with necessary reasons.
- 8. Design an amplifier that provides 0.5W of signal flower to a 100 D load resistance. The signal source provides a 30mV rms signal and has a resistance of 0.5MD. Three types of voltage amplifier

(a) A high input resistance type with $R_i = 1 \, \text{M.D.}$, $A_{vo} = 10 \, \text{V/V}$ and $R_0 = 10 \, \text{K.D.}$. stages are available:

(b) A high gain type with $R_i = 10 \text{k-}\Omega$, $A_{VO} = 100 \text{V/V}$ and $R_0 = 1 \text{k-}\Omega$.

(c) A low output resistance type with $R_i = 10 \text{k} \Omega$, $A_{vo} = 1 \text{VW}$ and $R_o = 20 \Omega$. Design a switche amplifier using a combination of these stages. Your disign should utilize the minimum number of amplifier stages and should ensure that the signal level is not reduced below 10mV at any point in the amplifier chain. Find the load voltage and output power of your realized design.


- 9. It is required to design a voltage amplifier to be driven from a signal source having a amplitude and a source resistance of IOKIL to supply a peak output of 3V across a IKIL load.
 - (a) What is the required voltage gain from the source to the load?
 - (6) If the peak current available from the source is 0.1 u.A., what is the smallest input raciotance allowed? For the design with this value of Ri, find the overall current gain and
 - (c) If the amplifier power supply limits the peak value of the output open circuit voltage to so,
 - what is the largest output resistance allowed? (d) For a design with input registance as in fart (b) and output resistance as in fart (c), what is the required value of open circuit voltage gain of the amplifier?
- (e) If as a possible design option, you are able to increase R; to the nearest value of the form $1\times10^{n}\Omega$ and to decrease Ro to the nearest value of the form $1\times10^{m}\Omega$ find (i)

 the input resistance achievable (ii) output resistance achievable (iii) open circuit voltage gain

 now required to the decrease of the property of the input resistance achievable (iii) open circuit voltage gain now required to meet the specifications.
- A voltage amplifier with an input resistance of 10KD, an output resistance of 200 D, and a gain of 1000 YV is connected between a 100 KD source with an open circuit voltage of 10mV and a 100 D
 - load. For this situation: (a) What output voltage results?

 - (b) What is the voltage gain from source to load? (c) What is the voltage gain from the amplifur input to the load?
 - (d) If the output voltage across the load is twice that needed and there are signs of internal amplifur overload, suggest the location and value of a single resistor that would produce the desired output. Choose an arrangement that would cause minimum disruption to an operating circuit.
- 11. A current amplifur for which $R_i = |K\Omega|$, $R_o = 10 \, \text{k}\Omega$, and $A_{is} = 100 \, \text{A/A}$ is to be connected between a 100mV source with a resistance of 100ks and a load of 1KD. What are the values of current gain i_0/i_1 , of voltage gain V_0/V_0 , and of bower gain expressed
- 12. A transcenductance amplifier with $R_i = 2k\Omega$, $G_m = 40 \text{ mAN}$ and $R_o = 20 \text{ k}\Omega$ is fed with a voltage source having a source resistance of 2KD and is loaded with a IKD resistance. Find The voltage guin realized.

- 13. A designer is required to provide across a $10 \text{ K}\Omega$ load, the weighted sum, $V_0 = 10 \text{ V}_1 + 20 \text{ V}_2$ of input signals V_1 and V_2 each having a source resistance of $10 \text{ K}\Omega$. She has a number of transconductance amplifiers for which the input and output resistances are both $10 \text{ K}\Omega$ and $6_m = 20 \text{mA/V}$, together with a selection of suitable resistors. Sketch an appropriate amplifier topology with additional resistors selected to provide the desired result.
- 14. Figure 3 shows a transcendentance amplifier whose output is fed back to its input. Find the input resistance of the resulting one fort network.



- 15. The rosity gain voltage amplifiers in the circuit of figure 4 have infinite input resistances and zero output resistances, and thus they function as perfect buffers. Show that the everall gain Vo/Vi will drop by 3dB below the value at do at the frequency for which the gain of each RC circuit will drop by 3dB below the value at do at the frequency for which the gain of each RC circuit will drop by 3dB below the value at do at the frequency for which the gain of each RC circuit will drop by 3dB below the value at do at the frequency in terms of C and R?
- 16. An internal node of a high frequency amplifier, whose Thevenin equivalent node resistance is 100KI, is accidentally shunted to ground by a capacitor (i.e. the node is connected to ground 100KI, is accidentally shunted to ground by a capacitor (i.e. the necessary 3 d8 bandwidth through a capacitor), through a manufacturing error. If the measured 3 d8 bandwidth through a capacitor is recluced from the expected 5 MHz to 100 KHz, estimate the value of the of the amplifier is recluced from the expected 5 MHz to 100 KHz, estimate the value of the shunting capacitor. If the original cut off frequency can be attributed to a small forwaite shunting capacitor. If the original cut off frequency can be attributed to a small parasitic capacitor at the same internal node (ic. between the node and ground), what would you estimate it to be?
- 17. A disigner wishing to lower the overall high frequency response of a three stage amplifier to 10KHz considers shunting one of the two nodes between the output of one stage and the input of the next stage to ground with a small capacitor. While measuring the overall input of the next stage to ground with a small capacitor of InF, first to node A, then to frequency response of the amplifier, the shunts a capacitor of InF, first to node A, then to frequency response of the amplifier of InHz to 100KHz and 20KHz respectively. If node B, lowering the 3-dB frequency from IMHz to 100KHz and 20KHz respectively. If she knows that each amplifier stage has an input resistance of 100KD, what output she knows that each amplifier stage have at node A? What will be the output resistance at resistance must the driving stage have at node A? What will be the output resistance at node B? What cafacitor value should be connect to which node to solve his design problem most economically?

- 16. It is required to disign an amplifier to sense the open circuit output voltage of a transducer and to provide a proportional voltage across a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of IKΩ to IOKΩ. Also the load resistance varies in the range of IKΩ to IOKΩ. The change in load voltage corresponding to the specified change in R_s should be 10% at most. Similarly, the change in load voltage corresponding to the specified change in R_L should be limited to 10%. Also, corresponding to a 10mV transducer open circuit output voltage, the amplifier should provide a minimum of IV across the load. What type of amplifier is required? Sketch its circuit model, and specify the values of its parameters. Specify appropriate values for R_i and R_o of the form I×10^mΩ.
- 19. It is required to design an amplifur to some the short circuit output current of a tradisducer and to provide a proportional current through a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of IKΩ to IOKΩ. Similarly, the load resistance is known to vary over the range of IKΩ to IOKΩ. The change in load current corresponding to change in R_s is required to be limited to IO%. Similarly, the change in load current corresponding to the specified change in R_L should to be limited to IO%. Similarly, the change in load current corresponding to the specified change in R_L should be IO% at most. Also, for a nominal short circuit output current of the transducer of IOμA, the amplifier is required? is required to provide a minimum of ImA through the load. What type of amplifur is required? Sketch the circuit model of the amplifur, and specify the values of its parameters. Schot appropriate values for R_i and R₀ of the form I×10^mΩ.
- 20. An amplifier has an input resistance of $100 \text{K}\Omega$ and on output resistance of $1 \text{K}\Omega$. The amplifier is required to be capacitively coupled to a $10 \text{K}\Omega$ source and a $1 \text{K}\Omega$ load. Available capacitors have values only of the form $1 \times 10^{-6} \text{F}$. What are the values of the smallest capacitors needed to ensure that only of the form $1 \times 10^{-6} \text{F}$. What are the values of the smallest capacitors needed to ensure that the corner frequencies than 100 Hz? What actual corner frequencies the corner frequency associated with each is less than 100 Hz? What actual corner frequencies amplifier has an open circuit voltage gain (Avo) result? For the situation in which the basic amplifier has an open circuit voltage gain (Avo) of 100 V/V, find an expression for $T(s) = \frac{V_0(s)}{V_s(s)}$.