

## Assignment-1

1. An amplifier operating from a single 15V supply provides a 12-V peak to peak sine wave signal to a  $1\text{k}\Omega$  load and draws negligible input current from the signal source. The dc current drawn from the 15V supply is 8mA. What is the power dissipated in the amplifier and what is the amplifier efficiency?

2. Consider a transistor amplifier with transfer characteristic:

$V_o = 10 - 10^{-11} e^{40V_i}$ , which applies for  $V_i \geq 0\text{V}$  and  $V_o \geq 0.3\text{V}$ . Suppose a positive input signal of 1mV is superimposed on the dc bias voltage  $V_i$ . Find the dc input voltage,  $V_i$ , corresponding to a mean output voltage  $V_o = 5\text{V}$ . Determine the output signal.

3. Plot  $I_{out}$  as a function of  $V_{out}$  for the circuit shown in figure 1 as  $V_{out}$  varies from 0V to 10V in 2V increments. Plot this characteristic for  $I_b = 10\mu\text{A}$ ,  $20\mu\text{A}$  and  $30\mu\text{A}$ .





Figure 1


4. If  $V_{in} = 0.5 \cos \omega t$ , calculate  $V_{out}$  for circuits in figures 2 (a), (b) and (c).



(a)



(b)



(c)

Figure 2

5. An amplifier with 40dB of small signal open circuit voltage gain, an input resistance of  $1\text{M}\Omega$ , and an output resistance of  $10\Omega$  drives a load of  $100\Omega$ . What voltage and power gains (expressed in dB) would you expect with the load connected? If the amplifier has a peak output current limitation of 100mA, what is the rms value of the largest sine wave input for which an undistorted output is possible? What is the corresponding output power available?
6. A 10mV signal source having an internal resistance of  $100\text{k}\Omega$  is connected to an amplifier for which the input resistance is  $10\text{k}\Omega$ , the open circuit voltage gain is 1000V/V, and the output resistance is  $1\text{k}\Omega$ . The amplifier is connected in turn to a  $100\Omega$  load. What overall voltage gain results as measured from the source internal voltage to the load? Where did all the gain go? What would the gain be if the source was connected directly to the load? What is the ratio of these two gains? What can you conclude from this?
7. Suppose you are given two amplifiers, A and B to connect in cascade between a 10mV,  $100\text{k}\Omega$  source and a  $100\Omega$  load. The amplifiers have voltage gain, input resistance and output resistance as follows:— For A, 100V/V,  $10\text{k}\Omega$ ,  $10\text{k}\Omega$  respectively and for B 1V/V,  $100\text{k}\Omega$ ,  $100\text{k}\Omega$  respectively. Suggest how the amplifiers are to be connected from source S to load L, i.e. which one of SAB and SBAL is a better configuration. Explain your answer with necessary reasons.
8. Design an amplifier that provides 0.5W of signal power to a  $100\Omega$  load resistance. The signal source provides a 30mV rms signal and has a resistance of  $0.5\text{M}\Omega$ . Three types of voltage amplifier stages are available:
- (a) A high input resistance type with  $R_i = 1\text{M}\Omega$ ,  $A_{vo} = 10\text{V/V}$  and  $R_o = 10\text{k}\Omega$ .
  - (b) A high gain type with  $R_i = 10\text{k}\Omega$ ,  $A_{vo} = 100\text{V/V}$  and  $R_o = 1\text{k}\Omega$ .
  - (c) A low output resistance type with  $R_i = 10\text{k}\Omega$ ,  $A_{vo} = 1\text{V/V}$  and  $R_o = 20\Omega$ .
- Design a suitable amplifier using a combination of these stages. Your design should utilize the minimum number of amplifier stages and should ensure that the signal level is not reduced below 10mV at any point in the amplifier chain. Find the load voltage and output power of your realized design.

9. It is required to design a voltage amplifier to be driven from a signal source having a 10 mV peak amplitude and a source resistance of  $10\text{ k}\Omega$  to supply a peak output of 3V across a  $1\text{ k}\Omega$  load.

(a) What is the required voltage gain from the source to the load?

(b) If the peak current available from the source is  $0.1\text{ }\mu\text{A}$ , what is the smallest input resistance allowed? For the design with this value of  $R_i$ , find the overall current gain and power gain.

(c) If the amplifier power supply limits the peak value of the output open circuit voltage to 5V, what is the largest output resistance allowed?

(d) For a design with input resistance as in part (b) and output resistance as in part (c), what is the required value of open circuit voltage gain of the amplifier?

(e) If as a possible design option, you are able to increase  $R_i$  to the nearest value of the form  $1 \times 10^m \Omega$  and to decrease  $R_o$  to the nearest value of the form  $1 \times 10^n \Omega$  find (i) the input resistance achievable (ii) output resistance achievable (iii) open circuit voltage gain now required to meet the specifications.

10. A voltage amplifier with an input resistance of  $10\text{ k}\Omega$ , an output resistance of  $200\text{ }\Omega$ , and a gain of  $1000\text{ V/V}$  is connected between a  $100\text{ k}\Omega$  source with an open circuit voltage of 10mV and a  $100\text{ }\Omega$  load. For this situation:-

(a) What output voltage results?

(b) What is the voltage gain from source to load?

(c) What is the voltage gain from the amplifier input to the load?



(d) If the output voltage across the load is twice that needed and there are signs of internal amplifier overload, suggest the location and value of a single resistor that would produce the desired output. Choose an arrangement that would cause minimum disruption to an operating circuit.

11. A current amplifier for which  $R_i = 1\text{ k}\Omega$ ,  $R_o = 10\text{ k}\Omega$ , and  $A_{is} = 100\text{ A/A}$  is to be connected between a  $100\text{ mV}$  source with a resistance of  $100\text{ k}\Omega$  and a load of  $1\text{ k}\Omega$ . What are the values of current gain  $i_o/i_i$ , of voltage gain  $V_o/V_s$ , and of power gain expressed directly and in dB?

12. A transconductance amplifier with  $R_i = 2\text{ k}\Omega$ ,  $G_m = 40\text{ mA/V}$  and  $R_o = 20\text{ k}\Omega$  is fed with a voltage source having a source resistance of  $2\text{ k}\Omega$  and is loaded with a  $1\text{ k}\Omega$  resistance. Find the voltage gain realized.

13. A designer is required to provide across a  $10\text{K}\Omega$  load, the weighted sum,  $V_o = 10V_1 + 20V_2$  of input signals  $V_1$  and  $V_2$  each having a source resistance of  $10\text{K}\Omega$ . She has a number of transconductance amplifiers for which the input and output resistances are both  $10\text{K}\Omega$  and  $G_m = 20\text{mA/V}$ , together with a selection of suitable resistors. Sketch an appropriate amplifier topology with additional resistors selected to provide the desired result.

14. Figure 3 shows a transconductance amplifier whose output is fed back to its input. Find the input resistance of the resulting one port network.



15. The unity gain voltage amplifiers in the circuit of figure 4 have infinite input resistances and zero output resistances, and thus they function as perfect buffers. Show that the overall gain  $V_o/V_i$  will drop by 3dB below the value at dc at the frequency for which the gain of each RC circuit is 0.75dB down. What is that frequency in terms of C and R?
16. An internal node of a high frequency amplifier, whose Thevenin equivalent node resistance is  $100\text{K}\Omega$ , is accidentally shunted to ground by a capacitor (i.e. the node is connected to ground through a capacitor), through a manufacturing error. If the measured 3dB bandwidth of the amplifier is reduced from the expected 5MHz to 100kHz, estimate the value of the shunting capacitor. If the original cut off frequency can be attributed to a small parasitic capacitor at the same internal node (i.e. between the node and ground), what would you estimate it to be?
17. A designer wishing to lower the overall high frequency response of a three stage amplifier to 10kHz considers shunting one of the two nodes between the output of one stage and the input of the next stage to ground with a small capacitor. While measuring the overall frequency response of the amplifier, she shunts a capacitor of 1nF, first to node A, then to node B, lowering the 3-dB frequency from 1MHz to 100kHz and 20kHz respectively. If she knows that each amplifier stage has an input resistance of  $100\text{K}\Omega$ , what output resistance must the driving stage have at node A? What will be the output resistance at node B? What capacitor value should he connect to which node to solve his design problem most economically?

18. It is required to design an amplifier to sense the open circuit output voltage of a transducer and to provide a proportional voltage across a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of  $1\text{K}\Omega$  to  $10\text{K}\Omega$ . Also the load resistance varies in the range of  $1\text{K}\Omega$  to  $10\text{K}\Omega$ . The change in load voltage corresponding to the specified change in  $R_s$  should be 10% at most. Similarly, the change in load voltage corresponding to the specified change in  $R_L$  should be limited to 10%. Also, corresponding to a 10 mV transducer open circuit output voltage, the amplifier should provide a minimum of 1V across the load. What type of amplifier is required? Sketch its circuit model, and specify the values of its parameters. Specify appropriate values for  $R_i$  and  $R_o$  of the form  $1 \times 10^m \Omega$ .
19. It is required to design an amplifier to sense the short circuit output current of a transducer and to provide a proportional current through a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of  $1\text{K}\Omega$  to  $10\text{K}\Omega$ . Similarly, the load resistance is known to vary over the range of  $1\text{K}\Omega$  to  $10\text{K}\Omega$ . The change in load current corresponding to change in  $R_s$  is required to be limited to 10%. Similarly, the change in load current corresponding to the specified change in  $R_L$  should be 10% at most. Also, for a nominal short circuit output current of the transducer of  $10\mu\text{A}$ , the amplifier is required to provide a minimum of 1mA through the load. What type of amplifier is required? Sketch the circuit model of the amplifier, and specify the values of its parameters. Select appropriate values for  $R_i$  and  $R_o$  of the form  $1 \times 10^m \Omega$ .
20. An amplifier has an input resistance of  $100\text{K}\Omega$  and an output resistance of  $1\text{K}\Omega$ . The amplifier is required to be capacitively coupled to a  $10\text{K}\Omega$  source and a  $1\text{K}\Omega$  load. Available capacitors have values only of the form  $1 \times 10^{-n}\text{F}$ . What are the values of the smallest capacitors needed to ensure that the corner frequency associated with each is less than  $100\text{Hz}$ ? What actual corner frequencies result? For the situation in which the basic amplifier has an open circuit voltage gain ( $A_{vo}$ ) of  $100\text{V/V}$ , find an expression for  $T(s) = \frac{V_o(s)}{V_s(s)}$ .