HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY FACULTY OF ELECTRICAL AND ELECTRONIC ENGINEERING



[DIGITAL SYSTEM]

Instructor/ Lecturer: Ms. Phan Vo Kim Anh

Class/Group: TT04

Name: Student ID:

Nguyễn Vũ Thanh Tùng 2051024 Nguyễn Doãn Khải 2010332

REPORT LAB 6

PROJECT

A/ VHDL CODE FOR LAB 6:

I) VHDL code describing simple elements in the circuit:

1.REGISTER:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY regn IS
generic (n: natural:= 9);
          D: IN STD LOGIC VECTOR(n-1 downto 0);
                  Clk, Reset, Load : IN STD LOGIC;
                  Q : OUT STD LOGIC VECTOR (n-1 downto 0));
END regn;
ARCHITECTURE behavioral OF regn IS
BEGIN
PROCESS (Clk, Reset)
BEGIN
      IF (Reset = '0') THEN
           Q <= (others => '0');
      ELSIF Load = '1' AND rising_edge(Clk) THEN
           O <= D;
      END IF;
END PROCESS;
END behavioral;
```

2.7 SEGMENT HEX:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY my_7seghex IS
PORT (
            C: IN STD LOGIC VECTOR(3 DOWNTO 0);
            Z : OUT STD LOGIC VECTOR(0 TO 6));
END my 7seghex;
ARCHITECTURE dataflow OF my 7seghex IS
With C select
Z \le NOT "11111110" when "0000",
            NOT "0110000" when "0001",
            NOT "1101101" when "0010",
            NOT "1111001" when "0011",
            NOT "0110011" when "0100",
            NOT "1011011" when "0101"
            NOT "1011111" when "0110",
            NOT "1110000" when "0111",
            NOT "1111111" when "1000",
            NOT "1111011" when "1001",
            NOT "1110111" when "1010",
            NOT "0011111" when "1011",
            NOT "1001110" when "1100",
            NOT "0111101" when "1101",
            NOT "1001111" when "1110",
            NOT "1000111" when "1111",
            NOT "0000000" when OTHERS;
END dataflow;
```

3.D FLIP FLOP POSITIVE EDGE:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mineDFFpositive edge IS
PORT (D, Clk, RESET : IN STD LOGIC;
            Q : OUT STD LOGIC);
END mineDFFpositive edge;
ARCHITECTURE behavior OF mineDFFpositive edge IS
PROCESS (Clk, Reset)
BEGIN
      IF (Reset = '0') THEN
            Q <= '0';
      ELSIF rising edge (Clk) THEN
            Q \ll D;
      END IF;
END PROCESS;
END behavior;
```

4.DECODER 3 TO 8:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY dec3to8 IS
PORT (
            W : IN STD LOGIC VECTOR(2 DOWNTO 0);
                  En : IN STD LOGIC;
                  Y : OUT STD LOGIC VECTOR(0 TO 7));
END dec3to8;
ARCHITECTURE Behavior OF dec3to8 IS
BEGIN
PROCESS (W, En)
BEGIN
IF En = '1' THEN
      CASE W IS
            WHEN "000" => Y <= "10000000";
            WHEN "001" => Y <= "01000000";
            WHEN "010" => Y <= "00100000";
            WHEN "011" => Y <= "00010000";
            WHEN "100" => Y <= "00001000";
            WHEN "101" => Y <= "00000100";
            WHEN "110" => Y <= "00000010";
            wHEN "111" => Y <= "0000001";
      END CASE;
ELSE
            Y <= "00000000";
END IF;
END PROCESS;
END Behavior;
```

5.10 TO 1 MULTIPLEXER:

```
LIBRARY ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
ENTITY mine10to1mux IS

PORT ( Din, R0, R1 , R2, R3, R4, R5, R6, R7, Gout : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
sel : IN STD_LOGIC_VECTOR(0 TO 9);
Outmux : OUT STD LOGIC VECTOR(8 DOWNTO 0));
```

```
END mine10to1mux;
architecture structural of mine10to1mux is
BEGIN
PROCESS (sel)
BEGIN
IF sel = "1000000000" THEN
     Outmux <= R0;
ELSIF sel = "0100000000" THEN
     Outmux <= R1;
ELSIF sel = "0010000000" THEN
     Outmux <= R2;
ELSIF sel = "0001000000" THEN
     Outmux <= R3;
ELSIF sel = "0000100000" THEN
     Outmux <= R4;
ELSIF sel = "0000010000" THEN
     Outmux <= R5;
ELSIF sel = "0000001000" THEN
     Outmux <= R6;
ELSIF sel = "0000000100" THEN
     Outmux \leq R7;
ELSIF sel = "0000000010" THEN
     Outmux <= Gout;
ELSE
     Outmux <= Din;
END IF;
END PROCESS;
end structural;
```

6.PC:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic arith.all;
USE ieee.std logic signed.all;
ENTITY PC IS
PORT (
          D: IN STD LOGIC VECTOR(8 DOWNTO 0);
                  CLK, Reset, E, L: IN STD LOGIC;
                  Q: OUT STD LOGIC VECTOR(8 downto 0));
END PC;
ARCHITECTURE Behavioral OF PC IS
BEGIN
PROCESS(CLK, Reset)
VARIABLE count: STD LOGIC VECTOR (8 downto 0);
IF (Reset = '0') THEN
     Count := (others => '0');
ELSIF rising edge (CLK) THEN
     IF E = '1' THEN
           count := count + "000000001";
      ELSIF L = '1' THEN
           count := D;
      END IF;
           Q <= count;
END IF;
END PROCESS;
END Behavioral;
```

7.MEMORY:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity memory is
generic(
            addr width : integer := 128;
            addr bits : integer := 7;
            data width : integer := 9
);
port( DATA_IN : in std_logic_vector(data_width-1 downto 0);
            ADDR : in std logic vector(addr bits-1 downto 0);
            Clk: in std logic;
            Write EN: in std logic;
            DATA OUT : out std logic vector(data width-1 downto 0)
);
end memory;
architecture arch of memory is
type ram type is array (0 to addr width-1) of std logic vector(data width-1 downto 0);
signal user RAM : ram type;
attribute ram init file : string;
attribute ram init file of user RAM : signal is "ram data.mif";
begin
process(Clk, Write EN)
begin
if Rising edge(Clk) then
      if Write EN = '1' then
            user RAM(to integer(unsigned(ADDR))) <= DATA IN;</pre>
end if;
end process;
                                                                                         '0')
                                 (to integer(unsigned(ADDR)))
                                                                         (Write EN
      DATA OUT
                <=
                     user RAM
                                                                 WHEN
ELSE"000000000";
end arch;
```

II) VHDL code for complex components:

1.FSM CONTROL UNIT:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std logic unsigned.all;
ENTITY FSM controlunit IS
PORT (
            clk, Reset, Run: IN std logic;
                  I, G: IN std logic vector(8 DOWNTO 0);
                  G O, Din O: OUT std logic;
                  R O: OUT std logic vector(0 TO 7);
                  IR I, ADD SUB, A I, G I: OUT std logic;
                  ADDR I, DOUT I: OUT std logic;
                  R I : OUT STD LOGIC VECTOR(0 TO 7);
                  Done, incr PC, W D: BUFFER std logic);
END FSM controlunit;
ARCHITECTURE behavior OF FSM controlunit IS
COMPONENT dec3to8
            W : IN STD LOGIC VECTOR(2 DOWNTO 0);
PORT (
                  En : IN STD LOGIC;
                  Y : OUT STD LOGIC VECTOR(0 TO 7));
END COMPONENT;
```

```
TYPE state IS (IWAIT, INITIAL, MV, MVI1, MVI2, MVI3, ADD1, ADD2, ADD3, SUB1, SUB2,
SUB3, LD1, LD2, ST1, ST2, MVNZ);
      SIGNAL pr state, nx state: state;
      SIGNAL RX TEMP, RY_TEMP, R7_TEMP: STD_LOGIC_VECTOR (0 TO 7);
      SIGNAL clear: STD LOGIC;
BEGIN
clear <= reset or done;</pre>
cst pr: PROCESS(clk, clear)
      BEGIN
             IF (clear = '0') THEN
                   pr state <= IWAIT;</pre>
             ELSIF (rising edge(clk)) THEN
                   pr state <= nx state;</pre>
             END IF;
END PROCESS cst pr;
nxt pr: PROCESS (RUN, I(8 DOWNTO 6), pr state, Done, G)
BEGIN
      CASE pr state IS
             WHEN IWAIT =>
                    IF RUN = '1' THEN
                    nx state <= IWAIT;</pre>
                    ELSIF (RUN = '0') THEN
                    nx state <= INITIAL;</pre>
                    END IF;
             WHEN INITIAL =>
                    IF (I(8 DOWNTO 6) = "000") THEN
                    nx state <= MV;</pre>
                    ELSIF (I(8 DOWNTO 6) = "001") THEN
                    nx state <= MVI1;</pre>
                    ELSIF (I(8 DOWNTO 6) ="010") THEN
                    nx state <= ADD1;</pre>
                    ELSIF (I(8 DOWNTO 6) ="011") THEN
                    nx state <= SUB1;</pre>
                    ELSIF (I(8 DOWNTO 6) ="100") THEN
                    nx state <= LD1;</pre>
                    ELSIF (I(8 DOWNTO 6) ="101") THEN
                    nx state <= ST1;</pre>
                    ELSIF (I(8 DOWNTO 6) ="110") THEN
                    nx state <= MVNZ;</pre>
                    END IF;
             WHEN MV =>
                    IF (Done = '1') THEN
                         nx state <= IWAIT;</pre>
                    ElsE
                       nx_state <= MV;</pre>
             END IF;
             WHEN MVI1 =>
                          nx state <= MVI2;</pre>
             WHEN MVI2 =>
                          nx_state <= MVI3;</pre>
             WHEN MVI3 =>
                    IF (Done = '1') THEN
                          nx state <= IWAIT;</pre>
                       nx state <= MVI3;</pre>
             END IF;
             WHEN ADD1 =>
                   nx state <= ADD2;</pre>
```

```
WHEN ADD2 =>
                  nx state <= ADD3;
             WHEN ADD3 =>
                   IF (Done = '1') THEN
                       nx state <= IWAIT;</pre>
                   ElsE
                      nx state <= ADD3;</pre>
             END IF;
             WHEN SUB1 =>
                  nx state <= SUB2;
             WHEN SUB\overline{2} =>
                  nx state <= SUB3;
             WHEN SUB3 =>
                   IF (Done = '1') THEN
                         nx state <= IWAIT;</pre>
                      nx state <= SUB3;</pre>
             END IF;
             WHEN LD1 =>
                  nx_state <= LD2;</pre>
             WHEN LD2 =>
                   IF (Done = '1') THEN
                         nx_state <= IWAIT;</pre>
                   ElsE
                    nx state <= LD2;</pre>
             END IF;
             WHEN ST1 =>
                  nx state <= ST2;
             WHEN ST2 =>
                   IF (Done = '1') THEN
                         nx_state <= IWAIT;</pre>
                   ElsE
                     nx state <= sT2;</pre>
             END IF;
             WHEN MVNZ =>
                   IF (Done = '1') THEN
                        nx_state <= IWAIT;</pre>
                   ElsE
                      nx state <= MVNZ;</pre>
             END IF;
             WHEN OTHERS =>
                  nx state <= IWAIT;</pre>
             END CASE;
END PROCESS nxt pr;
Idec3to8 X: dec3to8 PORT MAP ( I(5 DOWNTO 3), '1', RX TEMP);
Idec3to8_Y: dec3to8 PORT MAP ( I(2 DOWNTO 0), '1', RY TEMP);
Idec3to8 7: dec3to8 PORT MAP ( "111", '1', R7 TEMP);
out_pr: PROCESS(pr state)
BEGIN
      CASE pr state IS
            WHEN IWAIT =>
             IR I <= '1';</pre>
             R = "00000000";
             A I <= '0';
             G I <= '0';
             R O \leq R7 TEMP;
```

```
G O <= '0';
      Din O <= '0';
      DONE <= '0';
      ADDR I <= '1';
      DOUT I <= '0';
      W D <= '0';
      incr PC <= '0';
      WHEN INITIAL =>
      IR I <= '0';</pre>
      R = "00000000";
      A I <= '0';
      G_I <= '0';
      R O <= "0000000";
      G O <= '0';
      Din O <= '0';
      DONE <= '0';
      ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
      incr PC <= '0';
      WHEN MV =>
      IR I <= '0';
      R I \le RX TEMP;
      A I <= '0';
      G I <= '0';
      R O <= RY TEMP;
      G O <= '0';
      Din O <= '0';
      DONE <= '1';
      ADDR_I <= '0';
      DOUT I <= '0';
      W D <= '0';
      \overline{\text{IF}} (RX TEMP = "00000001") THEN
             incr PC <= '0';
      ElsE
             incr PC <= '1';
END IF;
      WHEN MVI1 =>
      IR I <= '0';</pre>
      R I <= "00000000";
   A I <= '0';
      G I <= '0';
      R O <= "00000000";
      G O <= '0';
      Din_O <= '0';
      DONE <= '0';
      ADDR_I <= '0';
      DOUT I <= '0';
      W D <= '0';
      incr PC <= '1';
      WHEN MVI2 =>
      IR I <= '0';</pre>
      R_I <= "00000000";
   A I <= '0';
      G I <= '0';
      R O \le R7 TEMP;
      G O <= '0';
      Din O <= '0';
      DONE <= '0';
      ADDR I <= '1';
```

```
DOUT I <= '0';
      W D <= '0';
      incr PC <= '0';
      WHEN MVI3 =>
      IR I <= '0';</pre>
      R I <= RX TEMP;
   A_I <= '0';
      G I <= '0';
      R O <= "00000000";
      G O <= '0';
      Din O <= '1';
      DONE <= '1';
      ADDR_I <= '0';
      DOUT I <= '0';
      W D <= '0';
      \overline{\text{IF}} (RX TEMP = "00000001") THEN
            incr PC <= '0';
      ElsE
            incr_PC <= '1';
END IF;
      WHEN ADD1 =>
      IR I <= '0';</pre>
   R I <= "00000000";
      A I <= '1';
      G I <= '0';
      R O <= RX TEMP;
      G <= '0';
      Din O <= '0';
      DONE <= '0';
ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
incr_PC <= '0';
      WHEN ADD2 =>
      IR I <= '0';</pre>
      R I <= "0000000";
      A_I <= '0';
      G_I <= '1';
      R O <= RY TEMP;
      Din_O <= '0';
      G O <= '0';
      DONE <= '0';
      ADD SUB <= '0';
      ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
incr_PC <= '0';
      WHEN ADD3 =>
      IR_I <= '0';</pre>
      R I <= RX TEMP;
      A I <= '0';
      G I <= '0';
      R O <= "00000000";
      Din O <= '0';
      G O <= '1';
      DONE <= '1';
      ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
      IF (RX TEMP = "00000001") THEN
            incr PC <= '0';
      Else
```

```
incr PC <= '1';
END IF;
      WHEN SUB1 =>
      IR I <= '0';</pre>
   R I <= "00000000";
      A_I <= '1';
      G I <= '0';
      R O <= RX TEMP;
      G O <= '0';
      Din O <= '0';
      DONE <= '0';
      ADDR_I <= '0';
      DOUT I <= '0';
      W D <= '0';
incr PC <= '0';
      WHEN SUB2 =>
      IR I <= '0';</pre>
      R = (-1)^{-1} < -1
      A_I <= '0';
      G_I <= '1';
      R O <= RY TEMP;
      Din_O <= \overline{-0';
      G O <= '0';
      DONE <= '0';
      ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
incr_PC <= '0';
      ADD SUB <= '1';
      WHEN SUB3 =>
      IR I <= '0';</pre>
      R I \le RX TEMP;
      A_I <= '0';
      G I <= '0';
      R O <= "00000000";
      Din O <= '0';
      G O <= '1';
      DONE <= '1';
      ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
      IF (RX TEMP = "0000001") THEN
            incr PC <= '0';
      ElsE
             incr PC <= '1';
END IF;
      WHEN LD1 =>
      IR_I <= '0';</pre>
      R I <= "0000000";
      A I <= '0';
      G I <= '0';
      R O <= RY TEMP;
      Din_O <= '0';
      G O <= '0';
      DONE <= '0';
      ADDR I <= '1';
      DOUT I <= '0';
      W D <= '0';
      incr PC <= '0';
      WHEN LD2 =>
      IR I <= '0';</pre>
```

```
R I <= RX TEMP;
      A I <= '0';
      G I <= '0';
      R O <= "0000000";
      Din O <= '1';
      G O <= '0';
      DONE <= '1';
      ADDR I <= '0';
      DOUT I <= '0';
      W D <= '0';
      \overline{\text{IF}} (RX TEMP = "00000001") THEN
             incr PC <= '0';
      ElsE
             incr PC <= '1';
END IF;
      WHEN ST1 =>
      IR I <= '0';</pre>
      R = (-1)^{-1} < -1
      A_I <= '0';
      G I <= '0';
      R O <= RX TEMP;
      Din_O <= '0';
      G O <= '0';
      DONE <= '0';
      ADDR I <= '0';
      DOUT I <= '1';
      W D <= '0';
      incr_PC <= '0';
      WHEN ST2 =>
      IR I <= '0';</pre>
      R I <= "0000000";
      A I <= '1';
      G_I <= '0';</pre>
      R O <= RY_TEMP;
      Din 0 <= '0';
      G O <= '0';
      DONE <= '1';
      ADDR I <= '1';
      DOUT I <= '0';
      W D <= '1';
      incr PC <= '1';
      WHEN MVNZ =>
      IF (G = "00000000") THEN
             IR I <= '0';</pre>
             R = "00000000";
             A_I <= '0';
             G I <= '0';
             R O <= "0000000";
             G O <= '0';
             Din O <= '0';
             DONE <= '1';
             ADDR I <= '0';
             DOUT I <= '0';
             W D <= '0';
             incr PC <= '1';
      ElsE
             IR I <= '0';</pre>
             R I \le RX TEMP;
             A I <= '0';
             G I <= '0';
             R O <= RY TEMP;
```

```
G O <= '0';
                   Din 0 <= '0';
                   DONE <= '1';
                  ADDR I <= '0';
                   DOUT I <= '0';
                  W D <= '0';
                  IF (RX TEMP = "00000001") THEN
                         incr PC <= '0';
                  ElsE
                         incr PC <= '1';
                  END IF;
      END IF;
            WHEN OTHERS =>
            DONE <= '0';
      END CASE;
END PROCESS out pr;
END behavior;
```

2.PROCESSOR:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic arith.all;
USE ieee.std logic signed.all;
USE ieee.numeric std.all;
ENTITY Processor IS
PORT (
                  clk, Reset, Run: IN std logic;
                        DIN : IN STD LOGIC VECTOR(8 DOWNTO 0);
                        HEX4, HEX5: OUT STD LOGIC VECTOR(0 TO 6);
                        Done: BUFFER STD LOGIC;
                        W: BUFFER STD LOGIC;
                        ADDR, DOUT: BUFFER STD LOGIC VECTOR(8 DOWNTO 0)
END Processor;
ARCHITECTURE Behavior OF Processor IS
COMPONENT FSM controlunit
PORT (
            clk, Reset, Run: IN std logic;
                  I, G: IN std logic vector(8 DOWNTO 0);
                  G O, Din O: OUT std logic;
                  R O: OUT std logic vector(0 TO 7);
                  IR I, ADD SUB, A I, G I: OUT std logic;
                  ADDR I, DOUT I: OUT std logic;
                  R_I : OUT STD_LOGIC_VECTOR(0 TO 7);
                  Done, incr PC, W D: BUFFER std logic);
END COMPONENT;
COMPONENT regn
generic (n: natural:= 9);
            D: IN STD LOGIC VECTOR (n-1 downto 0);
PORT (
                  Clk, Reset, Load : IN STD LOGIC;
                  Q : OUT STD LOGIC VECTOR(n-1 downto 0));
END COMPONENT;
COMPONENT PC IS
PORT (
            D: IN STD LOGIC VECTOR(8 DOWNTO 0);
                  CLK, RESET, E, L: IN STD LOGIC;
                  Q: OUT STD_LOGIC_VECTOR(8 downto 0));
END COMPONENT;
COMPONENT mineDFFpositive edge IS
```

```
PORT (D, Clk, RESET : IN STD LOGIC;
            Q : OUT STD LOGIC);
END COMPONENT;
COMPONENT mine10to1mux
PORT (Din, R0, R1, R2, R3, R4, R5, R6, R7, Gout: IN STD LOGIC VECTOR(8 DOWNTO 0);
            sel : IN STD LOGIC VECTOR(0 TO 9);
            Outmux: OUT STD LOGIC VECTOR(8 DOWNTO 0));
END COMPONENT;
COMPONENT my 7seghex IS
PORT (
            C: IN STD LOGIC VECTOR(3 DOWNTO 0);
                  Z : OUT STD LOGIC VECTOR(0 TO 6));
END COMPONENT;
SIGNAL R O, R I: STD LOGIC VECTOR(0 TO 7);
SIGNAL G O, Din O, IR I, ADD SUB, A I, G I, E, L, ADDR I, DOUT I, W D, incr PC: STD LOGIC;
SIGNAL R OUT 0, R OUT 1, R OUT 2, R OUT 3, R OUT 4, R OUT 5, R OUT 6, PC OUT
STD LOGIC VECTOR(8 DOWNTO 0);
SIGNAL A OUT, ADD SUB RES, G OUT, DIN IR, BusWires: STD LOGIC VECTOR(8 DOWNTO 0);
SIGNAL COUT : STD LOGIC;
SIGNAL Sel : STD LOGIC VECTOR(0 to 9);
--SIGNAL ADDR, DOUT: STD LOGIC VECTOR(8 DOWNTO 0);
BEGIN
iFSM controlunit: FSM controlunit PORT MAP(clk => clk,
Reset => Reset,
Run => Run,
I(8 DOWNTO 0) \Rightarrow DIN IR(8 DOWNTO 0),
G(8 \text{ DOWNTO } 0) => G \text{ OUT}(8 \text{ DOWNTO } 0)
G \circ => G \circ
\overline{Din} O \Rightarrow \overline{Din}_O,
R O(0 TO 7) => R O(0 TO 7),
IR I \Rightarrow IR I,
ADD SUB => ADD SUB,
A I \Rightarrow A I,
G I \Rightarrow G I,
ADDR I => ADDR I,
DOUT I => DOUT I,
R I(0 TO 7) => R I(0 TO 7),
Done => Done,
incr PC => incr PC,
W D => W D);
iregn 0: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R I(0), R OUT 0(8 DOWNTO 0));
iregn 1: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R I(1), R OUT 1(8 DOWNTO 0));
iregn 2: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R I(2), R OUT 2(8 DOWNTO 0));
iregn_3: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R_I(3), R_OUT_3(8 DOWNTO 0));
iregn_4: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R_I(4), R_OUT_4(8 DOWNTO 0));
iregn 5: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R I(5), R OUT 5(8 DOWNTO 0));
iregn 6: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, R I(6), R OUT 6(8 DOWNTO 0));
iPC: PC PORT MAP(BusWires(8 DOWNTO 0), Clk, RESET, incr PC, R I(7), PC OUT(8 DOWNTO 0));
iregn A: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, A I, A OUT(8 DOWNTO 0));
iregn G: regn PORT MAP(ADD SUB RES(8 DOWNTO 0), Clk, Reset, G I, G OUT(8 DOWNTO 0));
iregn IR: regn PORT MAP(DIN(8 DOWNTO 0), Clk, Reset, IR I, DIN IR(8 DOWNTO 0));
iregn ADDR: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, ADDR I, ADDR(8 DOWNTO 0));
iregn DOUT: regn PORT MAP(BusWires(8 DOWNTO 0), Clk, Reset, DOUT I, DOUT(8 DOWNTO 0));
ireqn WD: mineDFFpositive edge PORT MAP(W D, clk, Reset, W);
Sel <= R O & G O & Din O;
Imine10to1mux: mine10to1mux PORT MAP(DIN(8 DOWNTO 0) => DIN(8 DOWNTO 0),
RO(8 DOWNTO 0) => R OUT 0(8 DOWNTO 0),
R1(8 DOWNTO 0) => R OUT 1(8 DOWNTO 0),
```

```
R2(8 DOWNTO 0) => R OUT 2(8 DOWNTO 0),
 R3(8 DOWNTO 0) => R OUT 3(8 DOWNTO 0),
R4(8 DOWNTO 0) => R OUT 4(8 DOWNTO 0),
R5(8 DOWNTO 0) => ROUT 5(8 DOWNTO 0),
R6(8 DOWNTO 0) => ROUT 6(8 DOWNTO 0),
R7(8 \text{ DOWNTO } 0) \Rightarrow \overline{PC} \text{ OUT}(8 \text{ DOWNTO } 0),
Gout(8 DOWNTO 0) => G OUT(8 DOWNTO 0),
sel(0 TO 9) => sel(0 TO 9),
Outmux(8 DOWNTO 0) => BusWires(8 DOWNTO 0));
alu: PROCESS (ADD SUB, A OUT, BusWires)
BEGIN
      IF ADD SUB = '0' THEN
            ADD SUB RES <= A OUT + BusWires;
      ELSE
            ADD SUB RES <= A OUT - BusWires;
END IF;
END PROCESS;
imy_7seghex_4: my_7seghex PORT MAP (R_OUT_4(3 DOWNTO 0), HEX4(0 TO 6));
imy 7seghex 5: my 7seghex PORT MAP (R OUT 5(3 DOWNTO 0), HEX5(0 TO 6));
END Behavior;
```

3. OVERALL CODE FOR LAB 6:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std logic signed.all;
USE ieee.numeric std.all;
ENTITY lab6 IS
PORT (
                  clk, Reset, Run: IN std logic;
                        Done: BUFFER STD LOGIC;
                        HEX0, HEX1, HEX2, HEX3, HEX4, HEX5: OUT STD LOGIC VECTOR(0 TO 6);
                        LEDs: OUT STD LOGIC VECTOR(8 DOWNTO 0));
END lab6;
ARCHITECTURE Behavior OF lab6 IS
COMPONENT Processor
                  clk, Reset, Run: IN std logic;
PORT (
                        DIN: IN STD LOGIC VECTOR(8 DOWNTO 0);
                        HEX4, HEX5: OUT STD LOGIC VECTOR(0 TO 6);
                        Done: BUFFER STD LOGIC;
                        W: BUFFER STD LOGIC;
                        ADDR, DOUT: BUFFER STD LOGIC VECTOR (8 DOWNTO 0)
                        );
END COMPONENT;
COMPONENT memory
generic(
            addr_width : integer := 128;
            addr bits : integer := 7;
            data width : integer := 9
port( DATA IN : in std logic vector(data width-1 downto 0);
            ADDR : in std_logic_vector(addr_bits-1 downto 0);
            Clk : in std logic;
            Write EN: in std logic;
            DATA OUT : out std logic vector(data width-1 downto 0)
);
end COMPONENT;
```

```
COMPONENT regn
generic (n: natural:= 9);
           D: IN STD LOGIC VECTOR(n-1 downto 0);
                  Clk, Reset, Load : IN STD LOGIC;
                  Q : OUT STD LOGIC VECTOR(n-1 downto 0));
END COMPONENT;
COMPONENT my 7seghex IS
        C: IN STD LOGIC VECTOR(3 DOWNTO 0);
                  Z : OUT STD_LOGIC VECTOR(0 TO 6));
END COMPONENT;
SIGNAL WR en, ADDR7xnoR8, ADDRn7xnoR8, W, WRen, E: STD LOGIC;
SIGNAL ADDR, DOUT, Din, DATA OUT, DATA IN: STD LOGIC VECTOR(8 DOWNTO 0);
SIGNAL ADDR mem: STD LOGIC VECTOR(6 DOWNTO 0);
BEGIN
DATA IN <= DOUT;
Din <= DATA OUT;
ADDR mem <= ADDR(6 DOWNTO 0);
ADDR7xnoR8 <= ADDR(7) xnor ADDR(8);
ADDRn7xnoR8 <= NOT(ADDR(7)) xnor ADDR(8);
WR en <= W AND ADDR7xnoR8;
E <= W AND ADDRn7xnoR8;
iProcessor: Processor PORT MAP(clk, Reset, Run, Din, HEX4, HEX5, Done, W, ADDR, DOUT);
imemory: memory PORT MAP(DATA IN, ADDR mem, Clk, WR en, DATA OUT);
iregn: regn PORT MAP(DOUT, Clk, reset, E, LEDs);
imy 7seghex 0: my 7seghex PORT MAP (Din(3 DOWNTO 0), HEX0(0 TO 6));
imy 7seghex 1: my 7seghex PORT MAP (Din(7 DOWNTO 4), HEX1(0 TO 6));
imy 7seghex 2: my 7seghex PORT MAP ("000" & Din(8), HEX2(0 TO 6));
imy 7seghex 3: my 7seghex PORT MAP (ADDR(3 DOWNTO 0), HEX3(0 TO 6));
END Behavior;
```

III) VHDL code for testing instructions:

1. TESTING MVI - MVNZ - ADD - SUB:

```
WIDTH=9;
DEPTH=128;
ADDRESS RADIX=UNS;
DATA RADIX=BIN;
CONTENT BEGIN
     0
          :
              001100000;
     1
              00000011;
     2
              110101100;
     3
          :
              000101100;
     4
              010100101;
          :
     5
              110101100;
     6
              011100101;
         :
     [7..127] :
                   000000000;
END;
```

2.TEST LOAD INSTRUCTION:

```
WIDTH=9;
DEPTH=128;
ADDRESS RADIX=UNS;
DATA RADIX=BIN;
CONTENT BEGIN
   0 : 001100000;
    1
2
        : 000000011;
        : 001101000;
    3
        : 000001010;
    4 : 100100101;
    [5..9] : 00000000;
    10 : 000001111;
    [11..127] : 000000000;
END;
```

3. TEST STORE INSTRUCTION:

```
WIDTH=9;

DEPTH=128;

ADDRESS_RADIX=UNS;

DATA_RADIX=BIN;

CONTENT BEGIN

0 : 001100000;

1 : 000000011;

2 : 001101000;

3 : 000000101;

4 : 101100101;

[5..127] : 000000000;

END;
```

4. TEST THE LEDS:

```
WIDTH=9;

DEPTH=128;

ADDRESS_RADIX=UNS;

DATA_RADIX=BIN;

CONTENT BEGIN

0 : 001100000;

1 : 000000011;

2 : 001101000;

3 : 010000101;

4 : 101100101;

[5..127] : 000000000;

END;
```

5.TEST MVI MV OF R7:

```
WIDTH=9;
DEPTH=128;
ADDRESS RADIX=UNS;
DATA RADIX=BIN;
CONTENT BEGIN
    0 : 001100000;
    1
        : 000001010;
    2 : 000111100;
    [3..9] : 000000000;
    10 : 001111000;
    11 : 000001111;
    [12..14] :
                00000000;
    15 : 000001000;
    [16..127] : 000000000;
END;
```

6.TEST MVNZ, ADD, SUB OF R7:

```
WIDTH=9;
DEPTH=128;
ADDRESS RADIX=UNS;
DATA RADIX=BIN;
CONTENT BEGIN
    0 : 001100000;
    1
        : 000001010;
    2
        : 110111100;
    3
        : 010100000;
        : 1101111100;
    [5..6] : 000000000;
    7 : 000001000;
    [8..9] : 00000000;
    10 : 001101000;
    11
        : 000000101;
        : 011111101;
    12
    [13..127] : 000000000;
END;
```

7. TEST LOAD INSTRUCTIONS OF R7:

```
WIDTH=9;
DEPTH=128;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN

0 : 001100000;
1 : 000001010;
2 : 100111100;
[3..9] : 000000000;
10 : 000001111;
[11..14] : 000000000;
15 : 000001000;
[16..127] : 000000000;
END;
```

8.TEST LOOP:

```
WIDTH=9:
DEPTH=128;
ADDRESS RADIX=UNS;
DATA RADIX=BIN;
CONTENT BEGIN
    0 : 001010000;
    1
        : 000000001;
    2 3
        : 001100000;
        : 000000011;
    4
        : 000101111;
    5
        : 011100010;
        : 110111101;
    [7..127]: 000000000;
END;
```

9.STATE OUTPUT CODE:

```
incr PC <= '0';
     WHEN INITIAL =>
     IR I <= '0';</pre>
     R I <= "00000000";
     A I <= '0';
     G I <= '0';
     R O <= "00000000";
     G O <= '0';
     Din O <= '0';
     DONE <= '0';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     incr PC <= '0';
     WHEN MV =>
     IR I <= '0';</pre>
     R I <= RX TEMP;
     A I <= '0';
     G I <= '0';
     R O <= RY TEMP;
     G O <= '0';
     Din O <= '0';
     DONE <= '1';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     IF (RX TEMP = "00000001") THEN
          incr PC <= '0';
     ElsE
          incr PC <= '1';
END IF;
     WHEN MVI1 =>
     IR I <= '0';
     R I <= "0000000";
   A I <= '0';
     G I <= '0';
     R O <= "00000000";
     G O <= '0';
     Din O <= '0';
     DONE <= '0';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     incr PC <= '1';
     WHEN MVI2 =>
     IR I <= '0';
     R I <= "0000000";
   A I <= '0';
     G I <= '0';
```

```
R O \le R7 TEMP;
     G O <= '0';
     Din O <= '0';
     DONE <= '0';
     ADDR I <= '1';
     DOUT I <= '0';
     W D <= '0';
     incr PC <= '0';
     WHEN MVI3 =>
     IR I <= '0';</pre>
     R I <= RX TEMP;
   A I <= '0';
     G I <= '0';
     R O <= "00000000";
     G O <= '0';
     Din O <= '1';
     DONE <= '1';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     IF (RX TEMP = "00000001") THEN
           incr PC <= '0';
     ElsE
          incr PC <= '1';
END IF;
     WHEN ADD1 =>
     IR_I <= '0';</pre>
   R I <= "0000000";
     A I <= '1';
     G I <= '0';
     R O \leq RX TEMP;
     G O <= '0';
     Din O <= '0';
     DONE <= '0';
 ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
 incr PC <= '0';
     WHEN ADD2 =>
     IR I <= '0';</pre>
     R I <= "0000000";
     A I <= '0';
     G I <= '1';
     R O <= RY TEMP;
     Din O <= '0';
     G O <= '0';
     DONE <= '0';
     ADD SUB <= '0';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
```

```
incr PC <= '0';
     WHEN ADD3 =>
     IR I <= '0';</pre>
     R I <= RX TEMP;
     A I <= '0';
     G I <= '0';
     R O <= "0000000";
     Din O <= '0';
     G O <= '1';
     DONE <= '1';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     IF (RX TEMP = "00000001") THEN
          incr PC <= '0';
     ElsE
          incr PC <= '1';
END IF;
     WHEN SUB1 =>
     IR I <= '0';</pre>
   R I <= "0000000";
     A I <= '1';
     G I <= '0';
     R O \le RX TEMP;
     G O <= '0';
     Din O <= '0';
     DONE <= '0';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
 incr PC <= '0';
     WHEN SUB2 =>
     IR I <= '0';
     R I <= "0000000";
     A I <= '0';
     G I <= '1';
     R O <= RY TEMP;
     Din O <= '0';
     G O <= '0';
     DONE <= '0';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
 incr PC <= '0';
     ADD SUB <= '1';
     WHEN SUB3 =>
     IR I <= '0';</pre>
     R I <= RX TEMP;
     A I <= '0';
     G I <= '0';
     R O <= "0000000";
```

```
Din O <= '0';
     G O <= '1';
     DONE <= '1';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     IF (RX TEMP = "00000001") THEN
          incr PC <= '0';
     ElsE
          incr PC <= '1';
END IF;
     WHEN LD1 =>
     IR I <= '0';</pre>
     R I <= "0000000";
     A I <= '0';
     G I <= '0';
     R O <= RY TEMP;
     Din O <= '0';
     G O <= '0';
     DONE <= '0';
     ADDR I <= '1';
     DOUT I <= '0';
     W D <= '0';
     incr PC <= '0';
     WHEN LD2 =>
     IR I <= '0';</pre>
     R I <= RX TEMP;
     A I <= '0';
     G I <= '0';
     R O <= "0000000";
     Din O <= '1';
     G O <= '0';
     DONE <= '1';
     ADDR I <= '0';
     DOUT I <= '0';
     W D <= '0';
     IF (RX TEMP = "00000001") THEN
           incr PC <= '0';
     ElsE
          incr PC <= '1';
END IF;
     WHEN ST1 =>
     IR I <= '0';</pre>
     R I <= "0000000";
     A I <= '0';
     G I <= '0';
     R O <= RX TEMP;
     Din O <= '0';
     G O <= '0';
     DONE <= '0';
```


```
ADDR I <= '0';
     DOUT I <= '1';
     W D <= '0';
     incr PC <= '0';
     WHEN ST2 =>
     IR I <= '0';</pre>
     R I <= "0000000";
     A I <= '1';
     G I <= '0';
     R O <= RY TEMP;
     Din O <= '0';
     G O <= '0';
     DONE <= '1';
     ADDR I <= '1';
     DOUT I <= '0';
     W D <= '1';
     incr PC <= '1';
     WHEN MVNZ =>
     IF (G = "00000000") THEN
          IR I <= '0';</pre>
          R I <= "00000000";
          A I <= '0';
          G I <= '0';
          R O <= "00000000";
          G O <= '0';
          Din O <= '0';
          DONE <= '1';
          ADDR I <= '0';
          DOUT I <= '0';
          W D <= '0';
          incr PC <= '1';
     ElsE
          IR I <= '0';
          R I <= RX TEMP;
          A I <= '0';
          G I <= '0';
          R O <= RY TEMP;
          G O <= '0';
          Din O <= '0';
          DONE <= '1';
          ADDR I <= '0';
          DOUT I <= '0';
          W D <= '0';
          IF (RX TEMP = "00000001") THEN
                incr PC <= '0';
          ElsE
                incr PC <= '1';
          END IF;
END IF;
```

B/WAVEFORM OBTAINED FROM EXPERIMENT AND STATE DIAGRAM:


- I)Waveform of each code state when running:
- 1. Waveform obtained when running the code to check MV, MVI of R7:




2. Waveform obtained when running the code to check add, sub, and MVNZ of R7:




3. Waveform obtained when running the code to check LOAD of R7:




4. Waveform obtained when running the code to check mvi, mvnz, mv, add, sub:




5. Waveform obtained when running the code to check LOAD instruction:




6. Waveform obtained when running the code to check STORE instruction:



7. Waveform obtained when running the code to check the LEDS:





II)State diagram of the FSM Control Unit:




C/RTL view – digital circuit obtained:

1.Register:







2)7 segment HEX:




3) DFF positive edge:




4) Decoder 3to8:




5)10to1 multiplexer:




6) Memory:



7) FSM control unit:



8) Processor:



9) Overall LAB6:

