SpecExec: Learning to Detect and Generate Speculative-Execution Leaks, Grounded in Symbolic and Hardware Oracles

Draft — updated 2026-10-12

Abstract

We present SpecExec, a pipeline whose goal is to *discover small speculative-execution leaks automatically*: a generator proposes instruction sequences, a learned filter decides which candidates are worth checking, an oracle decides whether they leak, and the oracle's verdicts retrain the generator and the filter. Two learned components support the loop. The first is a graph neural network (GINE) over program dependence graphs that classifies assembly into nine classes (eight attack families and Benign). The second is a class- and architecture-conditioned Transformer that generates candidate gadgets. Ground truth comes from three oracles: Spectector (symbolic speculative non-interference, x86), InvisiSpec (gem5 execution), and Revizor-based fuzzing on a bare-metal Intel i5-8300H.

The detector reaches $95.6 \pm 0.7\%$ accuracy in distribution (5 seeds), but most of our contribution is in measuring what that number does and does not mean. A label-conditioned screening defect in the test set, opcode shortcuts, a length confound, and a CPU-specific instruction mix each inflated an earlier result; we quantify each one and report what survives. A detector trained on synthetic data does not recognise real hardware leaks. On 423 real Revizor violations, a single `lfence` at the speculation boundary removes the leak in every stable case, and fences far from the boundary do not. Replaying each violation's recorded inputs on the i5-8300H re-triggers L1TF, Spectre V1 and Spectre V4 at 100% but *not* MDS (0/6, independent of SMT), so we report those three as verified silicon leaks and leave MDS unconfirmed. No model we trained beats a non-learned rule on these mitigation labels yet.

On x86, oracle-in-the-loop rejection sampling raises the generator's confirmed-leak rate from about 0.50 to 0.97 for Spectre V1 and from 0.15 to 0.6–1.0 for Spectre V4. It produces about 1,600 distinct leaking gadgets, and self-supervised pretraining increases their diversity at a measured cost in yield.

We then try two ways to reduce the dependence on scarce oracle capacity, and report what each is actually worth. A non-learned gate, built from Spectector's own instruction table and applied only to a candidate's reachable path, removes 18.2% of the candidates the oracle cannot adjudicate while losing 1.3% of the leaks—a real but modest gain against the 80% we set as the target, because most unadjudicated candidates assemble and execute perfectly well and fail inside the oracle instead. Measuring the generator per ISA with the same machinery exposes a plainer problem: its ARM64 output assembles 28% of the time against x86's 99%, so the ARM64 arm is limited by the generator, not by the missing oracle. Finally, since every leak oracle here is x86, we drive speculation inside a CPU emulator by rolling state back to a conditional branch and forcing the other path. It gives correct textbook answers on two ISAs, including which fence placements mitigate, but it finds no leak in any of 806 hardware-labelled real violations, because those programs mask every address into their sandbox even speculatively; we therefore do not claim it as validated. The learned filter and the minimality stage are built but not yet evaluated on real labels ([**TODO: ranker and minimality results**]).

1 Introduction

Speculative-execution attacks (Spectre, Meltdown/L1TF, MDS, Retbleed, Inception, BHI) leak secrets through microarchitectural state that the architectural semantics hide. Finding such leaks today relies on hand-written gadget patterns per attack and per instruction set, on symbolic checkers that model one speculation mechanism each, and on hardware fuzzers that are slow and CPU-specific.

The goal of SpecExec is a learned pipeline that, given a description of an instruction set, *generates* in-

Table 1: Pipeline stages and their status. "Validated" means checked against an oracle or hardware, not against our own classifier.

Stage	Status
ISA description (DSL)	Built: declarative per-ISA specs drive graph construction, tokenisation and realisation (Sec. 2.2).
Generator	Built; class/arch-conditioned; three ISAs generated, x86 validated (Sec. 2.4).
Oracles	Spectector (x86, V1/V4), InvisiSpec (x86, V1), Revizor on i5-8300H (x86, V1/V4/MDS/L1TF). Emulator-driven speculation covers ARM64 and riscv64 but is NOT validated against silicon (Sec. 2.5.5).
Filter / ranker	Pre-oracle gate measured (18.2% of unadjudicable removed, Sec. 4.5.2); retargeted learned head on the frozen embedding beats the length bar on V4 (within-round AUC 0.656 vs 0.587); not yet wired into the loop (Sec. 4.5).
Loop	RL loop runs with Spectector; filter not yet in the loop.
Minimality	Revizor-minimize step built; **[TODO: results]** (Sec. 4.6).
Detector	GINE, locked cross-ISA version (Sec. 2.3).

struction sequences likely to cause speculative timing leaks; *ranks* them with a regression model so that only the most promising reach an expensive, precise oracle; and iterates *generate* → *filter* → *oracle* → *retrain* to discover the *smallest* leaking sequences. Table 1 maps each stage to its current state.

Contributions.

1. A declarative ISA specification that drives program-dependence-graph construction, checked against an independent assembler/disassembler oracle. That check, along with follow-up audits, found four bugs that had silently degraded every earlier result: x86 loads classified as stores, size-suffixed mnemonics falling into OTHER, AT&T operand direction, and ARM `blr`.
2. A measured account of what the detector's accuracy means: test-set screening, opcode shortcuts, length confounding, cross-ISA transfer, and synthetic-to-real transfer, each quantified with multi-seed statistics.
3. A hardware-labelling protocol on real Revizor violations. It establishes, on silicon, which `lfence` placements mitigate each class, and it supplies non-learned bars that any mitigation-aware model must beat.
4. An oracle-verified generation loop on x86 that produces distinct leaking gadgets at high yield, with a powered (n=5) diversity/yield analysis of pretraining.
5. Negative results reported as such: learned node features lose to hand features; the classifier fails as a generation filter; simulator oracles fail for store bypass.

2 Methodology

2.1 Problem Formulation

Detection. Let $S = (i_1, \ldots, i_n)$ be a window of assembly instructions. The detector is a classifier $f : S \mapsto \mathcal{C}$ with

$$\mathcal{C} = \{\text{BENIGN}, \text{SPECTRE_V1}, \text{V2}, \text{V4}, \text{L1TF}, \text{MDS}, \text{RETBLEED}, \text{INCEPTION}, \text{BHI}\}.$$

The task is assembly-only: no source, IR or runtime information. Exploitability depends on the microarchitecture, so a static label is a *triage* signal for an oracle, not a verdict.

Discovery. A generator $g(\cdot \mid c, a)$ samples sequences for class c and ISA a. An oracle $O(S) \in \{\text{LEAK}, \text{SAFE}, \text{UNRUNNABLE}\}$ labels a candidate; an oracle call costs from seconds (Spectector) to tens of minutes (InvisiSpec) or a hardware batch slot (Revizor). A filter $r(S)$ orders candidates so that confirmed leaks per oracle call are maximised. The end product is a set of leaking sequences that are *minimal*: removing any instruction stops the leak.

2.2 ISA Specification and Graph Construction

2.2.1 Declarative ISA specification

Classification logic (opcode categories, memory-access types, speculation flags, def/use registers, edge windows, realisation parameters) lives in per-ISA JSON specifications (`spec/x86_64.json`, `arm64.json`, `riscv.json`) over a shared `base` document. A generic engine with no ISA knowledge of its own interprets them. The spec was first exported from the hand-built PDG builder and verified identical on the full corpus (25,942 instruction pairs; 207,113 nodes and 437,231 edges; zero mismatches). Because an exported spec matches its source by construction, that check proves refactoring fidelity, not correctness.

Table 2: Vulnerability classes and characteristic assembly primitives.

Class	Key assembly primitive(s)
SPECTRE_V1	Bounds-bypass: `cmp; j*; ldr [base+idx*s]`
SPECTRE_V2	Indirect branch: `blr xN / jmp *%rN`
SPECTRE_V4	Store-bypass: `str; (spec) ldr` same addr
L1TF	Faulting load + page probe: `shl $12; movq (%r1,%r2)`
MDS	Buffer sampling: assisted/faulting load, `verw`, `movntdqa`
RETBLEED	Return gadget: `push; nop*; pop; ret`
INCEPTION	RSB stuffing: dense `call/ret` pairs (AMD Zen)
BHI	Indirect branch + branch-history conditioning
BENIGN	No speculative transmitter

2.2.2 Independent oracle gate and the bugs it and its follow-ups found

For correctness, each instruction is assembled with `llvm-mc`, and its control-flow class is read back with `capstone`. Agreement was 98.80% at first (274 defects), and is 99.86% on the current specs. A repeatable gate (`scripts/run_feature_gate.sh`) must pass before any spec or feature change is trusted. The gate and the audits that followed it found:

- **ARM `blr`** indirect calls fell into OTHER. Fixing it raised Spectre V2 recall from 76% to 94% (+1.32 pp accuracy).
- **x86 loads classified as stores.** In AT&T syntax one mnemonic (`movq`) serves both directions, and the store rule was checked first. 58.5% of unambiguous x86 memory instructions were misclassified, which made the secret-source and transmitter flags effectively dead on x86 (0.01% vs. 1.00% on ARM). Fixed by an operand-order field in the spec (0.87% after the fix). The control-flow oracle gate *cannot see this class of bug*, because it covers only CALL/RET/JUMP.
- **Size-suffixed mnemonics** (`addq`, `pushq`, …) missed word-boundary patterns: 28% of all instructions landed in OTHER. Fixed to below 0.3% on all three ISAs.
- **AT&T destination direction** (the first register taken as the destination), sub-register aliasing (`eax`/`rax`, `w0`/`x0`, `a0`/`x10`), and data dependence from the last three definitions instead of the reaching definition. A probe classifier that predicts the ISA from each input channel dropped from 0.98 to 0.82 (categories) and from 0.86 to 0.75 (graph) after these fixes. The remaining ISA signal is real (e.g. RISC-V's fused compare-and-branch).

Every result produced before these fixes is re-measured or withdrawn. The in-distribution accuracy in Section 4.1.1 is on current code.

2.2.3 Program dependence graph

Each window becomes a PDG with one node per instruction. Node features (41 dims): opcode-category one-hot (19), memory-access type (5), register degree (2), and 14 binary speculation flags (`is_branch`, `is_secret_source`, `is_transmitter`, `is_lfence`, …). There are nine edge types:

- DATA_DEP: reaching definitions;
- CONTROL_FLOW;
- SPEC_CONDITIONAL, SPEC_INDIRECT and SPEC_RETURN: from a speculation source to the instructions in its window;
- MEMORY_ORDER;
- CACHE_TEMPORAL;
- FENCE_BOUNDARY;
- RSB_CHAIN: call/return pairs.

Store bypass has no reliable static signature: an SSB edge we built also fired on −O0 Spectre V1, which spills its index through the stack, so we reverted it. A related decision, now settled: under the spec builder, address-based MEMORY_ORDER edges are emitted unconditionally (`memory_order_mode: "address_base"`), which a per-model training flag does not override. The locked model and every baseline were trained with these edges present, so they are kept on; changing the default would invalidate the locked ensemble and all numbers measured against it, for an edge type whose recall effect is small. It is held behind the feature gate rather than left as an open question.

2.2.4 Tokenisation and learned instruction features

Instructions are normalised: registers become `<reg>`, immediates `<imm>`, memory operands `<mem>`/`<mem-idx>`, and neutralised call targets `<fn>`. Three vocabularies exist:

- *mnemonic*: literal mnemonics; 92.7% out-of-vocabulary on RISC-V;

- *canonical*: 53 ISA-neutral operation names declared in the spec (`addq`/`adds`/`addi` → `ADD`); 7.9–9.1% out-of-vocabulary on RISC-V;
- *neutral*: 0.0% out-of-vocabulary on RISC-V.

A masked-language-model Transformer [1] trained on x86 and ARM yields per-instruction embeddings (`spec/mlm_neutral.pt`). Token *frequencies* still identify the ISA (0.98), so the locked model adds an adversarial architecture head (Section 2.3).

2.2.5 Inline features

The 58 handcrafted inline features (opcode fractions, structural ratios, pattern densities, primitive flags, page-probe detection; Appendix B) include many ISA literals. On RISC-V, 43 of the 58 are identically zero. A *neutral* subset of 9 features that fire on every ISA is used in the cross-ISA configuration.

2.3 Detector

2.3.1 Architecture

The backbone is GINE [2]:

$$h_v^{(k)} = \mathrm{MLP}^{(k)}\Big((1+\varepsilon^{(k)})h_v^{(k-1)} + \sum_{u\in\mathcal{N}(v)} \mathrm{ReLU}\big(h_u^{(k-1)} + s_t e_{uv}\big)\Big)$$

with learnable per-edge-type scales s_t. It uses three layers, hidden size 128, batch normalisation, residual connections, a gated virtual node, Jumping-Knowledge concatenation [3] and attention readout. The graph embedding is fused with an MLP over the inline features, global features (5) and an architecture embedding (8), then classified by a two-layer MLP. The loss is class-weighted cross-entropy plus supervised contrastive [4] (13 hard-negative pairs, warm-up) plus an auxiliary inline-feature head. The optimiser is AdamW [5] (10^{-3}), with early stopping on a group-stratified validation split (the group is the source file).

Configurations.

- **B1** (in-distribution reference): hand node features, spec builder, architecture embedding, 58 inline features.
- **No-hand baseline**: architecture embedding, no inline features, trained on the trigger-masked set (Section 4.1.2).
- **Locked cross-ISA model** (`models/locked_classifier.json`, locked 2026-09-25): learned neutral-MLM node features, the 9 neutral inline features, NOPs dropped, node dropout 0.1, an adversarial architecture head ($\lambda = 1$), and length-matched training data. It is a 5-seed ensemble (mean softmax), loaded with SHA-256 verification.

2.3.2 Augmentation

Nine augmentation transforms preserve the attack invariant, and a 143-test suite verifies them: register rename, NOP insertion, local swap, immediate perturbation, stride-synonym swap, idiom substitution, branch-polarity flip, barrier upgrade (never downgrade) and slice recomposition. The suite found six implementation bugs (Appendix A). Separately, *trigger-masked* augmentation replaces class-defining opcodes so that the model cannot rely on them (Section 4.1.2).

2.4 Generator

2.4.1 Model and realisation

A decoder-only Transformer [6] ($d = 128$, 3 layers, 4 heads) is trained by next-token prediction on normalised instruction tokens. Each sequence is prefixed with a class token and an architecture token, so sampling from $[\langle \textsc{cls} \rangle_c, \langle \textsc{arch} \rangle_a]$ conditions on both. Base training uses 5,532 real gadget records. Optional self-supervised pretraining uses 200k compiled C function bodies (AnghaBench [7]) for x86_64, ARM64 and riscv64. A spec-driven *realiser* instantiates operand placeholders with registers, immediates (biased toward attack constants such as 64 and 4096) and addressing modes from the target ISA's spec. For oracle checks, the realised body is *spliced* into a fixed, class-specific misdirection template (e.g. a bounds-check bypass) that ends in a cache-line-scaled probe write.

Conditioning. A reference classifier fit on real data finds the requested class 7.4× more often than the class prior (class only), and 5.7× with class and architecture. These numbers come from a classifier, not an oracle. An ISA-purity figure of 96–98% is likely optimistic: the purity metric was blind to ARM load/store mnemonics (`ldr`, `str`, …) appearing in x86 output.

2.5 Oracles

Every claim that a sequence leaks comes from one of the oracles below, never from our own classifier.

2.5.1 Spectector (symbolic, x86)

Spectector [8] checks speculative non-interference over x86 assembly. It is deterministic and runs in a container (Docker for development, Apptainer on the cluster). A per-gadget timeout of at least 300 s is needed, because Spectre V1 data checks take 25–40 s and a 30 s limit times out real leaks. Spectector models conditional-branch (PHT) speculation. In our multi-class runs it can rule on 82% of generated V1 gadgets and 87% of V4 gadgets, but only 15% of V2 and 0.2% of Retbleed gadgets. It cannot model L1TF/MDS faults. The continuous `trace_length` it reports measures the size of the symbolic formula, not the severity of the leak.

2.5.2 gem5 and InvisiSpec (execution)

Stock gem5 v24 (O3 CPU, classic caches) does *not* leave a misspeculated-load cache footprint: squashed loads are discarded at translation, so Flush+Reload never sees a signal. We rejected it as an oracle. The 2019 InvisiSpec [9] gem5 fork with classic caches does leak Spectre V1: it recovers all 40 secret bytes of a tuned PoC. It does *not* reproduce store bypass. An earlier "V4 leaks 40/40" result was a measurement bug: the harness counted confident cache hits rather than checking that the recovered byte matched the secret. With byte matching, it recovers 0/40 correct bytes. Lesson: a Flush+Reload verdict must compare the recovered value with the secret.

2.5.3 Revizor on real hardware (i5-8300H)

Revizor [10] runs randomly generated programs on the real CPU through a kernel module and reports a *violation* when hardware traces differ for inputs that a speculation contract says are equivalent. Controls used:

- **MDS and L1TF** violations (3/184 and 3/53 test cases in the first campaign) persist with SMT disabled, ruling out sibling-thread noise.
- **Spectre V4**: a revised configuration (straight-line code, store→load pairs) found 15 violations across 5 seeds. Enabling the speculative-store-bypass mitigation (SSBP MSR) gives 0; disabling SMT gives 16. Every violating program has a single basic block and no conditional branch, so it is store bypass, not V1.

Reproduction. Fuzzing flags a violation once; we separately check that each recorded violation *retriggers* by replaying its exact saved inputs (`rvzr reproduce -i`, 200 inputs per directory, not regenerated from the seed—`rvzr minimize` regenerates and cannot replay, so it bails on most directories). On the i5-8300H the recorded L1TF (6/6), Spectre V1 (3/3) and Spectre V4 (14/14, both SSBP masks) violations re-trigger at Effective classification 100% after slow-path priming at a 500-input sample, confirming them as stable hardware leaks. The recorded **MDS** violations do *not* reproduce (0/6): each run is discarded on the fast path in ∼1.5 s with no slow-path signal, under SMT on and off alike. MDS is therefore the one class whose fuzzer-flagged violations we cannot confirm by replay, and we do not claim a verified MDS hardware leak; the drift is consistent with MDS's fill-buffer channel depending on transient microarchitectural state that the recorded inputs no longer recreate.
Revizor runs in batches and only on the bare-metal machine, so it is the most expensive oracle per candidate.

2.5.4 Which mechanisms any oracle here can model

Verification coverage, not data, is what bounds this work per class, so it is worth stating exactly where the boundary falls and why.

Revizor cannot be configured for indirect-branch or return speculation. Its contract-execution clauses are conditional-branch misprediction, store bypass, and fault or assist transients (`seq`, `cond`, `bpas`, `meltdown`, `nullinj-*`, `seq-assist`, `vspec-*`). There is no indirect-branch clause and no return-prediction clause, and our four demo configurations map one-to-one onto the four usable clauses—so the four missing classes are not an oversight in our configurations but outside the tool's contract model. The limitation is deeper than a missing clause: the x86 configuration also comments out `BASE-CALL`, `BASE-RET` and `BASE-UNCOND_BR` as "Not supported: Complex control flow", so calls and returns are excluded from the generated instruction pool as well. No CPU purchase changes this.

Upstream Spectector models conditional branches only. Our oracle invokes it as `run-spectector -a noninter`, which is why it rules on about 82% of SPECTRE_V1 candidates and 87% of SPECTRE_V4 but only about 15% of SPECTRE_V2 and 0.2% of RETBLEED.

A published extension covers part of the gap. Spectector-Combined [11] extends the analysis with further mechanisms selected per run by a `--version`

flag: conditional branch, indirect branch, store forwarding, return speculation, and straight-line speculation, combinable except where two mechanisms speculate on the same instructions. In principle this makes SPECTRE_V2 symbolically adjudicable with no hardware at all, which would be the single largest coverage gain available to this project. Our side is integrated and tested—the flag (`-v`, which is undocumented in the tool's usage text and discoverable only from the fork's own test scripts), a per-class mechanism map that deliberately omits MDS, L1TF and BHI because it models none of their mechanisms, and a separate container image so existing V1/V4 results stay reproducible against the oracle that produced them.

The artifact does not run against current Ciao, and the fix was to pin Ciao to the fork's era. Built FROM the base image's current Ciao, the fork compiles—`semanticsv2.pl` present, `-v 2` accepted—but its binary fails at run time on even a two-line program, with and without `-v` and on the fork's own bundled tests, while the upstream image analyses the same victim correctly. Diagnosing it as version drift (the fork is a 2022 artifact requiring only `core` $\geq$ 1.18) and rebuilding against Ciao v1.22.0-m1 (2022-09-28) resolves it: the minimal program returns SAFE and the fork's V2 example returns a data leak with well-formed statistics. `Dockerfile.spectector_combined_pinned` records the recipe, and its build self-tests the V2 example so a green build is a working oracle.

Our oracle's call path also needed the flags the fork's own scripts use on the extended analyses—an explicit entry point (auto-detected from the compiled `.s`), `--skip-uns --parse-uns`, and a speculative window—gated so the upstream V1/V4 path is byte-identical to before.

V2 is now adjudicable at the same rate as V1. Measured on the cluster over 590 generated SPECTRE_V2 bodies (the local container OOMs on heavyweight victims; Table 3), Spectector-Combined rules on **82.2%** of them—indistinguishable from V1's 82% and V4's 87% under upstream Spectector, and a step change from the ∼15% upstream manages on V2. That is the coverage this whole thread was for: V2 moves from no working oracle to symbolically adjudicable.

Two controls keep the number honest, and one of them already did its job. A *positive-control anchor*—a known-leaking V2 gadget that must return LEAK unfenced and SAFE fenced—is run in every shard; it is the guard that a SAFE verdict is a real analysis result and not a silent timeout. At a 50-instruction window the anchor passes in all ten shards; at a 200-instruction window it *fails in all ten* (the wider analysis times the anchor out), so that run's numbers are discarded rather than reported — the same timeout-masquerading-as-safe failure that produced this project's retracted V4 result, caught here by the control before it reached a table. The 82.2% is the anchor-validated window.

The generated V2 bodies leak rarely even when adjudicable: 4 of 485 (0.8%), and all four are turned SAFE by a landing-pad fence (the second control, with zero fenced-leak anomalies). So the class-conditioned generator emits V2-shaped code that mostly does not actually leak under the V2 contract, consistent with the earlier near-zero V2 RL yield—the gap there was partly the oracle (now closed) and partly the generator, which the end-to-end bootstrap below now isolates as the binding one.

The generator, not the oracle, is the V2 bottleneck: a negative result. With the oracle working we ran the oracle-labelled bootstrap (*generate* → `-v 2` *label* → *keep leaks* → *fine-tune*) end to end on the cluster. Two clean runs reproduce the adjudicability exactly but confirm that synthesis does not supply positives. A 1,200-body run (eight rounds of 150) ruled on **998 bodies (83.2%)**—matching the 82.2% above—yet yielded **one** oracle-confirmed leak (0.10% of adjudicable); a prior 300-body run yielded none. Across roughly 2,000 adjudicated bodies in total the generator produces on the order of five confirmed V2 leaks. The single bootstrap leak is a genuine V2 gadget—an indirect call (`callq *%rax`) whose mispredicted target speculatively executes a secret-dependent load—but one positive cannot define a leak-versus-safe filter, and a sub-1% yield cannot bootstrap a training set. We therefore report this as a negative result: oracle-labelled self-training does not manufacture SPECTRE_V2 positives at useful scale with this generator. Spectector-Combined's role for V2 settles accordingly as a *labeler*—it confirms the rare positive and supplies a large SAFE set (∼1,000 bodies)—rather than a yield engine, so scalable V2 positives must come from the hardware campaign (Sec. 3.1.4), not synthesis. Reaching this number was almost entirely an infrastructure problem, which we record because it is the kind of silent failure that otherwise corrupts a result: on a cluster whose `/disk/scratch` is node-local the oracle image was invisible to the compute node and every gadget read UNRUNNABLE, and the fork's default million-step budget made the `-v 2` analysis non-halting on any looping victim; a staged image, the 50-instruction window, a 20,000-step and 30-second per-gadget cap, and a

Table 3: SPECTRE_V2 adjudicability under Spectector-Combined (`-v 2`), 590 generated bodies, cluster. The 50-instruction window is the anchor-validated one; the 200-instruction window's positive-control anchor timed out in all ten shards, so it is shown only to record that it was rejected. adjud. = adjudicable; leak/adj. = leaks as a share of adjudicable bodies. Source: `eval/v2_combined/summary.md`.

window	adjud.	leak/adj.	fence→safe	anchor
w=50	**82.2%**	0.8% (4)	4/4	passes
w=200	77.8%	1.1% (5)	5/5	**fails**

combined-image availability check were all required before a single real verdict appeared. Each of those first presented as "0% yield," indistinguishable at the surface from the true low yield until isolated.

That the only published extension closing our largest class gap is a 2022 prototype needing an era-matched toolchain to run at all is itself a finding about why the gap persists.

One question must be settled before it is used for RETBLEED: whether its return model covers the return-buffer-underflow fallback to the branch target buffer that defines that attack on Intel, or only plain return speculation. Until that is answered, a RETBLEED verdict from it would be unsupported.

What remains genuinely unreachable. INCEPTION is an AMD Zen mechanism and BHI needs a part with enhanced IBRS; on the Coffee Lake machine used here, branch-history injection falls under ordinary branch-target injection and is not separately testable. Those two are hardware-blocked and are scoped out of this paper's verification claims rather than left looking unfinished. Table 4 summarises the resulting position.

2.5.5 Emulator-driven speculation, where no oracle exists

Every oracle above is x86. The generator emits ARM64, and the ISA specification, tokeniser and realiser also cover riscv64, so "the generator cannot write a leaking ARM64 gadget" and "we have no ARM64 oracle" were indistinguishable. A CPU emulator does not by itself fix this: Unicorn, like the QEMU it derives from, reproduces only the architectural effect of each instruction and has no branch predictor and no caches, so it can never be *asked* whether a sequence leaks.

We therefore drive the speculation rather than observe it (`oracle/spec_emulator.py`). For each conditional branch, the emulator runs to the branch, snapshots the CPU, executes the branch alone to learn the resolved successor, restores the snapshot, sets the program counter to the *other* successor, and runs a bounded window of instructions while recording the cache lines touched by loads and stores and the instruction addresses fetched. The verdict follows the same property Spectector checks symbolically and Revizor checks against hardware, evaluated concretely:

> Given two inputs that differ *only* in a designated secret region, if their non-speculative observations are identical but their speculative observations differ, the sequence leaks the secret through speculative execution.

Three details carry the result.

- **Inputs differ only in the secret.** Two independently random memory images essentially never produce identical architectural observations; an earlier version compared full random inputs and returned "no architecturally equivalent pair" for 20 of 25 real violations, measuring nothing. The public region is therefore byte-identical across the pair and only a secret region varies. That region sits above the 8 KiB window Revizor's generated programs mask their addresses into (`and reg, 0b1111111111111`), so an architectural access cannot reach it while a misspeculated, unmasked one can—the standard Spectre-V1 arrangement.
- **Architectural equality is required**, which is what separates a speculative leak from an ordinary architectural data flow. When it fails, the secret is observable with no speculation at all; that is reported as a distinct ARCH_LEAK outcome and never counted as a speculative leak.

Table 4: Leak-verification coverage by class. "Detection only" means the classifier assigns the class but no oracle confirms a leak—a tooling limit, not a property of the data.

Class	Verification available (x86)
SPECTRE_V1	Spectector + Revizor `cond` (replay 3/3)
SPECTRE_V4	Spectector + Revizor `bpas` (SSBD control; replay 14/14)
MDS	Revizor `seq-assist` flagged, but recorded violations do not replay (0/6): *unverified*
L1TF	Revizor delayed-exception (replay 6/6)
SPECTRE_V2	Spectector-Combined, **82.2% adjudicable** (Tab. 3)
RETBLEED	Spectector-Combined return model, pending the return-model question
INCEPTION	none: AMD Zen hardware
BHI	none: needs enhanced-IBRS silicon

- **Barriers are modelled explicitly.** Unicorn executes `lfence` as a no-op, because it has no speculation to serialise, so a forced window runs straight through a fence and reports a mitigated gadget as leaking—we observed exactly that. A speculative window now stops at the first serialising instruction, which is the defining semantics of a fence under a speculation contract and matches Spectector's translation of `lfence` to its `spbarr` barrier. Per ISA: x86 `lfence/mfence/sfence/cpuid`, ARM64 `dsb/isb/csdb`, riscv64 `fence`.

Scope, which is narrow. Only conditional-branch (PHT) misprediction is modelled. Store-to-load forwarding (V4), return prediction (Retbleed, Inception), indirect prediction (V2, BHI) and faulting or assisted loads (L1TF, MDS) are not, so a SAFE verdict means "no conditional-branch speculative leak", never "no leak". Only the first execution of each branch is explored, and inputs are concrete, so the check under-approximates: a LEAK verdict is worth considerably more than a SAFE one.

Known-answer behaviour. On hand-written gadgets the emulator gives the textbook answers on *both* x86_64 and ARM64: a Spectre-V1 shape leaks; the same shape with a barrier between the guard branch and the secret read is safe; and a barrier placed after the transmitter still leaks. That last discrimination is the one a position-based rule cannot make, and it is the one the hardware labels of Section 4.4 establish on silicon. ARM64 uses `dsb sy; isb`, the same barrier Revizor's own fence pass emits for that ISA.

Validation against evidence it did not produce. A model is worth nothing on its own word, so the emulator is scored against the 806 hardware-labelled fenced variants (Section 4.4), whose labels are a measured property of a real CPU, and against Spectector's verdicts on generated x86 gadgets. Because it is executed rather than pattern-matched, the emulator runs each variant's committed Intel-syntax `program.asm`: the corpus's AT&T `sequence` field lost its branch labels in the assemble/disassemble round trip (they survive only as objdump annotations such as `jnp 0x7e <.bb_0.1>`, which no assembler accepts), so control flow has to come from the original program text (`oracle/revizor_asm.py`). Of the four hardware-labelled classes only Spectre V1 is within the modelled mechanism; the other three are reported separately rather than folded into an accuracy figure. **The result is negative, and the reason is structural.** The emulator returns SAFE for all 806 hardware-labelled variants: it finds not one speculative leak. Its apparent 0.580 agreement on the in-scope class is therefore an artefact of 58% of those labels being BENIGN—it is a constant predictor, and the interior-fence rule beats it at 0.987 (Table 5).

The cause is not a missing mechanism but a mismatch of threat model. Revizor's generated programs mask *every* address into their sandbox (`and reg, 0b1111111111111`), and that instrumentation is on the mispredicted path too, so such a program never reads outside its sandbox even speculatively. There is consequently no out-of-bounds secret for a secret-versus-public comparison to find, and the construction that makes the check work on a textbook Spectre gadget cannot express what Revizor's violations actually are: a difference in *which in-sandbox addresses* are touched under speculation, relative to what the contract permits. Detecting those requires Revizor's own method—many inputs, grouped into equivalence classes by the model's contract trace—rather than a secret/public split.

Re-posing as a contract check: better framing, still not validated. We then built exactly that (`check_contract`): run many random inputs, group them by their non-speculative trace, and flag a leak when forced speculation distinguishes inputs the contract calls equivalent. This is the framing the hardware labels were produced under, and it does apply to the address-masked programs the secret/public mode was blind to—only 13 of 120 Spectre V1 variants now go unadjudicated, against essentially all of them before. But it still does *not* reproduce the labels: agreement on the in-scope class is **0.61**, against the interior-fence rule's 0.98 (Table 5). The per-variant breakdown says why, and it is informative rather than random: the emulator agrees with hardware on the boundary-fence twins (0.90) and on `fence_all` (0.88)—it correctly sees a fence in the taken block stop the forced speculation—but it misses the `shifted` mitigation (0.48; the fence sits *before* the branch, and real silicon mitigates because it serialises the loads feeding the branch condition, which a model that forces the branch regardless cannot represent) and it calls most genuinely vulnerable `entry`/`tail`/fall-through variants safe (0.39–0.44; forcing the other path produces no distinguishable observation for them). So the contract re-posing fixed the applicability problem and left a fidelity problem: the emulator's unconditional force-the-other-path model is too coarse to match what the predictor and the branch's data dependence actually do.

Table 5: Speculative emulator against ground truth it did not produce. In-scope = the class whose mechanism it models; HW = hardware labels. Interior/Adjacent are the non-learned bars of Table 7. The emulator returns SAFE for every one of the 806 variants, so its "agreement" is just the BENIGN base rate and it loses to both bars. † not a like-for-like comparison: Spectector adjudicates the whole spliced victim program, the emulator sees only the generated body, and all 300 bodies are branch-free. Source: `oracle/spec_emulator_validation.md`.

Reference	n	Emul.	Interior	Adjacent
HW, V1 (in scope)	224	0.580	**0.987**	0.786
HW, L1TF (out)	314	0.602	1.000	0.908
HW, MDS (out)	165	0.612	0.988	0.903
HW, V4 (out)	103	0.631	0.981	0.893
Spectector, gen. x86	300	n/a†	—	—

What the emulator is therefore good for, and not. It is *not* validated against silicon—neither the secret/public mode (0.58, a constant predictor) nor the contract mode (0.61) beats a positional rule—so no ARM64 or riscv64 leak verdict from it is hardware-grade, and the paper claims none. What survives is narrower: on textbook-shaped gadgets it gives the right answers on two ISAs, including the fence-placement discrimination the hardware labels confirm, and the indirect-branch and return mechanisms added for V2/RETBLEED are unit-tested on hand gadgets (Section 5.2). That makes it a usable sanity check on *generator* output of those shapes, and the contract-mode machinery is the right scaffold for a higher-fidelity predictor model, but it is not a substitute for the hardware oracle.

3 Experiments

3.1 Datasets

3.1.1 Synthetic and compiled corpus (in-distribution)

Internal handcrafted vulnerabilities. Hand-authored C files encoding canonical patterns per class (`c_vulns/`), compiled with GCC and Clang at O0–O3 for x86_64 and ARM64. Only about 21 of them are complete, runnable proofs of concept; the remaining ∼1,400 `.s` files and 530 variant `.c` files are pattern fragments without a secret-to-transmitter data flow. This is why the oracles in Section 2.5 matter: most training gadgets were never executable leaks.

Compiler-synthesised samples (`p9_*`). Known-vulnerable kernel and library code compiled with GCC and Clang for x86_64 and AArch64 at O0 and O1.

External sources. Google SafeSide [12] (200 samples, compiled for `x86_64/arm64`, O0–O3); the Spectector benchmarks [8] (101 vanilla Kocher variants [13]); and up to 300 FastSpec [14] synthetic V1 gadgets, used for training only.

Benign code. Benign assembly from 1,031 GitHub repositories, compiled for ARM64. The original corpus contained *no x86 benign code*; Section 4.1.4 shows the consequence (x86 benign false-positive rate 98.4%) and the fix: real x86 and ARM benign functions compiled from mbedTLS, with a disjoint slice held out for validation.

Splits. The locked test set (1,670 records; frozen since pipeline v53) and the v54/v55 training sets are summarised in Appendix A. A length-matched, multi-scale training set (`v54_train_lenmatch_v4s`, 18,897 records before V4-family additions) fixes the length confound of Section 4.1.4.

3.1.2 Test-set screening defect and the unscreened split

The v53 dataset builder applied a *label-conditioned* filter (`has_train_attack_signal`) to the test pool, three lines after a comment saying it did not. Every locked test record therefore satisfies a hand-written rule keyed on its own label (e.g. an MDS record must contain `verw`, `movntdqa` or `clflush`): 100% conformance for every class, against 41% (RETBLEED) and 69% (INCEPTION) on an unscreened control. This is selective data snooping in the sense of Arp et al. [15], and it guarantees a shortcut on the test set.

We fixed the builder: the label-conditioned filter now raises if it is called on a non-training split. We also rebuilt an *unscreened* test split (1,017 records) from the pre-filter pool, using only label-independent quality criteria. Table 6 gives the inflation. The flat feature models lose 4–5 pp; the GINE graph model loses 0.3 pp, because the graph structure survives the screening.

3.1.3 Cross-ISA data

RISC-V corpus. 498 files cross-compiled for riscv64. An ISA-independence test on canonical-op bigrams (Section 4.1.4) shows this corpus is *transliterated from ARM64*, not written for RISC-V. In all

Table 6: Accuracy on the locked (screened) test set vs. the rebuilt unscreened split. Source: `SPECDISCOVER_TEST_SET_SCREENING.md`.

Model	Locked	Unscreened	Δ
Hand-58 (RF)	95.15%	90.19%	−4.96 pp
Spec-42 (RF)	96.90%	93.18%	−3.72 pp
GINE (spec builder)	92.75%	92.43%	−0.32 pp

6 shared classes it is closer to ARM than ARM is to x86 (sign test $p = 0.016$). We therefore treat it as a stand-in, not as idiomatic RISC-V. A held-out version with corrected labels (`riscv_loio_corpus_v2`, 248 records, 27 attacks) is used for evaluation.

Real RISC-V proofs of concept. 11 records from 4 published RISC-V PoCs (BOOM RTL attacks; T-Head C910 silicon), stamped validation-only. This is the only RISC-V evidence independent of our own corpus. In-order RISC-V cores (SiFive U74, T-Head C906/C908) are empirically not vulnerable, so claims are scoped to out-of-order cores.

3.1.4 Real hardware violations (Revizor, i5-8300H)

Revizor [10] fuzzing campaigns on a bare-metal Intel i5-8300H (Coffee Lake) produced **423 unique violating programs**: Spectre V1 130, L1TF 155, MDS 83, Spectre V4 55. Each class comes from its own Revizor configuration (instruction categories and contract). A seed ledger prevents reusing a program-generator seed, because a reused seed regenerates byte-identical programs. Violating programs (Intel syntax, `r14`-relative sandbox) are converted to the pipeline's AT&T format with an assemble/disassemble round trip (`clang` + `llvm-objdump`). The held-out split is by violation (group), with disjoint generator seeds: V1 54, L1TF 64, MDS 33, V4 22. A leakage audit (exact-sequence, group, seed and near-duplicate checks; maximum held-out-to-train similarity 0.76) passes.

3.2 Compute environment

The learned components train and evaluate on a university SLURM cluster (GPU nodes); all cluster jobs run through `sbatch`, never on a login node. The symbolic oracles run in containers—Spectector under Docker for development and Apptainer on the cluster, and the Spectector-Combined fork with its Ciao toolchain pinned to the fork's era (`v1.22.0-m1`); the combined image self-tests its V2 example on build and is staged to node-local scratch before use. InvisiSpec runs as a 2019 gem5 fork with classic caches. All hardware measurements use one bare-metal Intel Core i5-8300H (Coffee Lake) with Revizor and its kernel module, under both SMT settings. The cross-ISA speculative emulator is our own Unicorn-driven harness. Reported detector numbers are multi-seed (5 seeds) unless stated otherwise.

4 Results

4.1 Detector Results

4.1.1 In-distribution

On the locked test set, retrained on current code (after all Section 2.2.2 fixes), B1 reaches $\mathbf{95.62 \pm 0.67\%}$ accuracy over 5 seeds. An earlier multi-seed figure, $96.14 \pm 1.59\%$ (macro-F1 85.6), predates the x86 load-/store fix; the single best run (97.07%) is the top of that range, not a typical result. The locked cross-ISA ensemble trades in-distribution accuracy for transfer: 92.45%. Two caveats bound these numbers:

- **Screening** inflates the flat models by 4–5 pp and GINE by 0.3 pp (Table 6).
- **Leakage-controlled splits.** On the B1 recipe, group hold-out (no base gadget on both sides) drops accuracy 4.9 pp and macro-F1 7.9 pp, and an optimisation-level hold-out (train O0–O2/Os, test O3) collapses macro-F1 from 94 to 39. These are the earlier dataset's numbers.

Two things to keep honest here. The group hold-out for the *locked* recipe (learned neutral features, adversarial head), retrained for five seeds, gives $\mathbf{89.8 \pm 2.5\%}$ accuracy and $\mathbf{82.7 \pm 4.3}$ macro-F1 (`eval/group_holdout_locked`). That is 2.6 pp below the locked model's random-split accuracy (92.45%)—a smaller leakage penalty than the B1 recipe's 4.9 pp, and the number to cite for generalisation. Two caveats bound it: the random-split and group-hold-out test sets are different sets (the latter is the held-out groups of the length-matched training pool), so the 2.6 pp is indicative rather than a paired difference; and per-class recall on held-out groups ranges from 94% (BENIGN), 93% (Spectre V1), 92% (Spectre V4) down to 76% (Spectre RSB) and 71% (INCEPTION), with every class retaining real support, so the headline does not rest on one class. The optimisation-level hold-out *cannot* be reproduced on the locked model: its length-matched training data carries no optimisation-level tag (verified: 18,897 of 19,053 records untagged, and the few that are tagged are O0/O1 only, with no O3 to withhold), so the

94→39 figure stands only for the earlier dataset and would need that data rebuilt with optimisation tags to re-measure. We report it as historical rather than as a property of the locked model.

4.1.2 Opcode shortcuts

The shortcut is load-bearing. Replacing each class's trigger opcodes with `nop` (same length, 442 of 1,670 records altered) drops the flat hand-58 model from 95.15% to 78.44%. MDS falls from 97.8% to 0%, V4 from 99.2% to 0%, and L1TF from 67.6% to 0%. BENIGN and Spectre V1, whose rules are structural, do not move. For these classes the flat model *is* the hand rule.

Removing it. Training with trigger-masked augmentation closes the gap between intact and masked inputs from 27.4 pp to 1.1 pp. Masked macro-F1 rises from 0.503 to 0.805, and masked calibration error falls from 0.102 to 0.027.

Hand features as an x86 crutch. With the 58 inline features removed (5 seeds), macro-F1 improves on every axis:

- locked: 0.813 → 0.869;
- ARM64 subset: 0.618 → 0.752;
- x86 subset: 0.897 → 0.910;
- masked: 0.803 → 0.859.

A domain-adversarial (DANN) architecture head *hurt* in that setting (ARM64 0.752 → 0.456) and was retired there. The locked model's adversarial head is a different configuration (neutral learned features), and it was selected on held-out RISC-V.

4.1.3 Learned vs. hand features (negative result)

A ten-seed paired comparison on current code (learned node features vs. hand, full GINE) finds the learned features significantly *worse*: −1.66 pp accuracy ($p = 0.001$), −3.47 pp macro-F1 ($p = 0.008$), and Spectre V2 recall −9.55 pp ($p = 0.029$). An earlier per-class L1TF lift of +11.9 pp did not replicate; with 10 seeds the lift is 0.00 pp. A pre-registered TOST equivalence test [16] also rejects equivalence (−2.58 pp, 90% CI $[-3.81, -1.35]$). Spec-generic flat features beat hand-58 on the locked split (+1.88 pp) but lose under group hold-out (−1.55 pp, CI $[-2.01, -1.08]$); the locked-split win is an artifact. The value of the specification is portability (no ISA literals in code), not accuracy.

4.1.4 Cross-ISA transfer

The length confound. The training BENIGN class consisted of 25–30-instruction ARM windows, while RISC-V benign test code is whole functions, so the model learned "long ⇒ attack". A model retrained on current code and scored on held-out RISC-V had these false-positive rates by length:

- ≤30 instructions: 12%;
- 31–60: 1%;
- 61–120: 20%;
- >120: 89%.

The same gap hit x86: with no x86 benign training data, 98.4% of real x86 benign functions were flagged as attacks (ARM: 27.4%). Length-matched training data and real x86/ARM benign code fix the cause. Windowed inference alone lowers RISC-V benign false positives from 28.6% to 3.0%, but also lowers detection from 74.8% to 54.8%.

Locked model on held-out RISC-V. On `riscv_loio_corpus_v2` ($n = 248$, 27 attacks; cluster-bootstrap 95% CIs):

- benign false-positive rate: 2.3% [0.4, 4.8];
- attack detection: 48.1% [17.9, 77.1];
- Youden's J: 0.46.

Per class:

- BHI 0.75;
- RSB 0.33;
- V1 0.25;
- V4 0.00 (store bypass does not transfer across ISAs);
- Retbleed, Inception, L1TF and MDS: unscored (no valid RISC-V examples).

Canonical learned features (no hand features) fail to transfer ($J = -0.06$), probably because RISC-V's three-operand compare-and-branch is out of vocabulary, which hides the V1 branch itself.

With RISC-V training data. Mixing the RISC-V corpus into training (group-stratified) raises held-out RISC-V accuracy from $24.85 \pm 7.36\%$ to $75.45 \pm 13.20\%$ (5 seeds), with no x86/ARM regression ($95.89 \pm 1.69\%$ vs. $94.83 \pm 1.50\%$). Spectre V1 and V4 remain unmeasurable on that split for lack of data. The corpus is transliterated (Section 3.1.3), so this measures adaptation to RISC-V surface form, not idiomatic RISC-V attacks.

Real RISC-V PoCs. The locked ensemble scores 0/11 on the 11 hardware-confirmed RISC-V PoC records (from published BOOM and T-Head C910 work), flagging only 1 as any attack: Spectre V1 0/7, Spectre V2 0/2, Spectre RSB 0/2. This must *not* be read as refuting the earlier transfer number: on the classes these PoCs cover, the same checkpoint already scored 0 recall on the transliterated corpus (V2, RSB), so the real set is consistent with what was measured there, not a new failure. What is genuinely new is Spectre V1 at 0/7, which the corpus could not measure at all. The honest statement is that the detector has *no* validated RISC-V attack-detection ability on independent data; the RISC-V contribution is cross-ISA adaptation of surface form and the length-confound analysis, not real-silicon RISC-V detection.

4.1.5 Synthetic-to-real transfer (hardware gadgets)

Results are over 5 seeds, on the 173 held-out real violations (Section 3.1.4).

Synthetic training does not transfer. A detector trained only on synthetic and compiled data labels most real gadgets Spectre V1, whatever their class. For example, it calls 74% of real MDS, 56% of L1TF and 73% of real V4 gadgets V1.

Per-class real-data models learn style. A model given real Revizor programs of only its own class labels real programs of *every* class as its own: "Revizor-generated ⇒ my class". These models' 1.00 recall is withdrawn.

Joint real-data model vs. an opcode bar. One model trained on all four classes' real gadgets separates them on held-out data at 0.97–1.00. A standard-scaled bag-of-opcodes logistic regression gets 0.97 (L1TF 0.98, V1 0.93): each Revizor configuration's instruction set gives the class away. The graph model adds about +0.01 (L1TF) and +0.05 (V1). An earlier "+0.25–0.30 over opcodes" came from an unscaled baseline and is withdrawn. Class identity and Revizor configuration stay confounded until the classes are collected under a shared instruction set (**[TODO: shared-config Revizor campaign]**).

4.1.6 Mitigation awareness against hardware labels

Two models were trained with *structural* fenced twins:

- **allhw**: twins labelled BENIGN.
- **allhw2**: twins labelled BENIGN, plus misplaced-fence variants labelled as attacks. Some of those labels later proved wrong (Section 4.4): the old V1 twin fenced the exit path, and the shifted placements mitigate.

Table 7: Accuracy against hardware labels (806 fenced variants of held-out real violations; 321 vulnerable, 485 mitigated). The two rules use no learning. Models: mean over 5 seeds. Source: `eval/cluster_out/real_transfer_confusion.md` §4.

Scorer	All	Vuln.	Mitig.
Interior-fence rule	**0.991**	1.000	0.986
Adjacent-fence rule	0.871	0.835	0.895
allhw2 (structural + misplaced)	0.851	0.996	0.755
allhw (structural twins)	0.619	0.083	0.974
Synthetic-only	0.154	0.354	0.022
allhw3 (hardware labels)	**[TBD]**	**[TBD]**	**[TBD]**

Table 7 scores both models against the hardware labels.

- allhw learned "has an `lfence` ⇒ safe".
- allhw2 reproduces its training labels exactly, including the wrong ones. It fails only on the fixed V1 twin (0.00) and the shifted variants (V1 0.00, V4 0.01); the bottleneck was label correctness, not model capacity.
- No model beats either non-learned rule. The interior-fence rule matches 0.991 of the labels because of how the current variant set is built (Section 4.4).

The next model (allhw3) trains on hardware labels only, including the mid-sequence counterexamples. A structure claim requires it to beat the interior-fence rule on those counterexamples. **[TODO: allhw3 result vs. the opcode, adjacency and interior-fence bars.]**

4.2 Generated-gadget syntactic validity

Initially only 2.3% of generated sequences were fully valid (71.1% of instructions). The first oracle-splice run gave 3 leaks, 4 safe and 73 unrunnable out of 80. A triage by assembler diagnostic found realiser bugs, fixed without retraining:

- **An unimplemented `<fn>` placeholder**: per-instruction validity 71.1% → 81.2%.
- **Register-width mismatches** (64-bit registers paired with `l`/`w`/`b` suffixes): x86 per-instruction

Table 8: Baseline vs. pretrained generator after oracle RL (Spectre V1, x86, 5 seeds, mean ± 95% CI). Source: `docs/GENERATION_MODEL_2026-09-24.md`.

Metric	Baseline	Pretrained
Top-1 template mult.	28.8 ± 6.3	**3.0 ± 1.1**
Unique leaking gadgets	102.4 ± 18.0	**134.8 ± 5.9**
Unique rate	0.674 ± 0.083	**0.971 ± 0.021**
Round-0 yield	0.540	0.545
Overall yield	**0.839 ± 0.078**	0.703 ± 0.030

82.9% → 94.5%, and per-sequence validity 3.5% → 21.5%.

- **Cross-ISA mnemonic leakage**: masking opcodes that the target ISA's spec rejects gives 24.2% per sequence and 95.7% per instruction on x86.

The remaining failures are `.L` label tokens used as data operands and residual operand-type errors.

4.3 Generator yield (oracle-in-the-loop)

Rejection-sampled fine-tuning repeats four steps: sample, realise and splice, check with the oracle, then fine-tune on the confirmed leaks (learning rate 10^{-4}). Every realised sample, including unrunnable ones, is logged, so yield has a denominator and diversity can be audited.

Spectre V1 (x86, Spectector). The confirmed-leak yield rises from about 0.50 to about 0.97 in one round, then plateaus, reproducibly across seeds. Auditing confirms genuine discovery rather than mode collapse: 117–137 distinct leaking gadgets from about 172 leaks, with median pairwise similarity 0.32.

Pretraining: diversity at a yield cost (n=5). Two bugs initially made pretraining look useless:

- **Tokenizer mismatch**: only 4 of 460 embeddings transferred (322/460 after the fix).
- **Fine-tune learning rate**: at 3×10^{-3} the fine-tune overwrote the pretrained weights (fixed at 10^{-4}).

With both fixed, Table 8 shows that pretraining strongly reduces mode collapse and increases distinct leaking gadgets, at a significant cost in raw yield. For discovery, where many distinct gadgets beat repeated copies, this is the right trade.

Table 9: Oracle RL per class (Spectector, x86, 3 seeds, mean ± 95% CI). Source: `gen/rl_multiclass.md`.

Metric	V1	V4	V2	Retbleed
Adjudicable	0.82	0.87	0.15	0.002
Adjudicated yield	0.998	0.648	0.00	—
Unique leaking gadgets	106 ± 51	76 ± 47	0	0

Multi-class (x86). Table 9: *adjudicated* yield (leaks among the gadgets the oracle could rule on) is the fair per-class rate. V1 and V4 are validated. Spectector cannot rule on V2 or Retbleed, so they move to the hardware oracle (Section 5.2). Across 13 RL runs (about 2,600 generations), the loop produced about 2,048 confirmed leaks and about 1,594 distinct leaking gadgets (counted within each run).

Other ISAs: what was broken, and what fixed it. No *leak* oracle covers ARM64 or riscv64, so every leak number in this work is x86. What can be measured on any ISA is whether the generator's output is real, executable machine code—a necessary condition for a leak, and previously unmeasured outside x86: the only ARM64 quality figure was a classifier-judged "looks like class X" hit rate, and the ISA-purity figure of 96–98% is known to be optimistic because the purity metric was blind to ARM load/store mnemonics appearing in x86 output. Measuring it through the gate of Section 4.5.2 (realised, assembles, executes; deliberately *not* a leak rate) showed that the non-x86 arms were limited by the generator rather than by the missing oracle, and in both cases the cause was mechanical.

ARM64: a mask that existed but was never connected. ARM64 sequences assembled 15% of the time. The failures sorted into three buckets: symbol-name tokens emitted as mnemonics (`main_func`), x86 mnemonics leaking into ARM64 output (`pushq`, `movq`, `leave`), and genuine operand-form errors (`mrs x0, #1`). Most of it was a tool the project already had: a sampling mask that admits a token only if the target ISA's specification recognises its opcode. It was wired into one batch-generation script but *not* into the RL loop that produces our actual results, nor into the decoder. Connecting it gives 0.75.

What survived the specification rule was precisely what a specification cannot know—what one assembler accepts. `bne` is an **ARM32** spelling that reached the ARM64 vocabulary because the pipeline folds arm32 records into arm64, and aarch64 spells it `b.ne`; `add.4s`, `movi.4s` and `and.16b` are Apple-style

NEON syntax that the GNU aarch64 assembler rejects. Adding a second rule—keep a token only if it *realises into text the target assembler accepts*, at one assembler call per token per ISA, cached—reaches **0.96**. The honest cost, reported in Table 10 as a unique-sequence rate rather than hidden: the mask leaves 99 admissible ARM64 tokens against 234 for x86, so validity is bought partly by restricting the generator.

riscv64: two blockers, found by round-tripping rather than assumed. The committed checkpoint was conditioned on x86_64 and ARM64 only, so riscv64 could not be sampled at all, although the specification, realiser, tokeniser, mask and emulator nominally covered it. Running the real riscv corpus through realise-then-assemble showed the path was broken end to end, and fixing it exposed a second problem that would have silently wasted the retrain.

The realiser produced *nothing* assemblable (0/80 records). RISC-V encodes immediates in narrow fields—I-type takes $[-2048, 2047]$, `lui` a 20-bit value, shifts 0–63—while the attack-critical constant pool is 4096, 256 and `0xff`, so almost every instruction was out of range. Three further causes followed: `call/tail/jal` take a bare symbol, not a PC-relative expression; a branch's last operand is its *target*, so an immediate there must be the self-relative form; and normalisation maps riscv's `%hi(sym)` relocation syntax to a memory operand because it looks like `X(Y)`, yielding the invalid `lui s3, 0(t2)`. Finally `cbo.inval` requires the Zicbom extension—which matters beyond syntax, since it is riscv's cache-maintenance instruction and therefore the corpus's cache-flush primitive for the timing classes. With all five addressed through new specification keys (so no ISA literal enters the code, and x86/ARM64 are untouched by construction), **120/120** corpus records realise into assemblable riscv64.

The second blocker was in the trainer: it tokenised *every* record with the shared base specification, whose addressing grammar does not match riscv. Measured on the riscv training slice, 0/100 realised sequences assemble under the base grammar against 100/100 under riscv's own. A retrain would have built a malformed riscv vocabulary and every downstream riscv number would have failed for the wrong reason. Per-record tokenisation is therefore now an explicit option rather than a silent default, because it also changes about 8.5% of x86 records and hence the vocabulary. Retraining with the riscv corpus—group-split, with the evaluation holdout structurally excluded—puts riscv64 in the vocabulary for the first time.

The riscv64 row is from a generator retrained with the riscv corpus; it is the first riscv64 generation this project has. Its *executes* rate of 0.02 is a real and separate finding: riscv64 output assembles perfectly yet almost never runs under emulation, because the realiser emits architecturally valid but faulting sequences (loads through uninitialised pointers that the riscv addressing modes do not sandbox the way the x86/ARM corpora do). So the riscv arm has reached "assembles" but not yet "executes", and the next realiser work on it is semantic, not syntactic. **[TODO: raise riscv64 executes rate; it is 0.02 against 0.52 (x86) / 0.84 (arm64)]**

Table 10: Generator output, per-ISA architectural validity (rates over sampled candidates). **Not a leak measurement:** "assembles" and "executes" are necessary conditions for a leak, nothing more. The mask conditions are the sampling rule of Section 4.3: none, the specification rule, and the specification rule plus an assembler check. Source: `gen/isa_runnability_{off,spec,assembler}.md`, `gen/isa_runnability_riscv.md`.

ISA	mask	realised	assembles	executes
x86_64	none	0.99	0.99	0.62
x86_64	specification	0.99	0.99	0.65
x86_64	+ assembler	1.00	1.00	0.52
arm64	none	1.00	**0.15**	0.25
arm64	specification	1.00	0.77	0.72
arm64	+ assembler	0.99	**0.95**	0.84
riscv64	+ assembler	1.00	**1.00**	0.02

4.4 Hardware mitigation labels (fenced variants)

Training a model to recognise *mitigated* code requires knowing that a fence mitigates. Our first "mitigated twins" were structural assumptions (Section 4.1.6), so we replaced them with hardware labels.

Protocol. For each held-out violation we write fenced variants of the original `program.asm`, keeping labels intact (`oracle/revizor/scripts/hw_label_variants.py`):

- `original` (positive control);
- `fence_all` (an `lfence` after every instruction);
- `twin` (the class boundary: V1 at the start of the jcc's taken block; V4 after each store; MDS/L1TF before each load);
- `shifted` (V1 before the jcc; V4 before each store);
- `after_load` (MDS/L1TF);

- `v1_fallthrough` (the jcc's exit path);
- `entry` and `tail`, with the same number of fences as the twin.

Each variant is re-run with `rvzr reproduce` three times on the violation's own inputs and configuration, with Revizor's speculation and observation filters turned *off*: a filtered test case would read as "no violation" and be mistaken for "mitigated". A variant is *vulnerable* if it violates in 3/3 runs and *mitigated* if in 0/3; anything else is flaky. A violation directory whose unmodified original does not reproduce 3/3 is unstable and contributes no labels. Revizor's parser forbids an instruction directly after a jump, so such placements are skipped. We checked that every program-level variant converts to exactly the sequence-level training variant, apart from jump offsets, which shift by the bytes the fences add.

Results. Table 11 (3,024 reproduce calls; 806 labelled records).

- **A fence at the class boundary mitigates every class**, in every stable directory. For V4 this is the first evidence that an `lfence`, and not only the SSBD MSR, removes these leaks.
- **Fences far from the leak do not mitigate**: entry/tail variants stay vulnerable in 289/316 stable cases.
- **The jcc's exit path does not mitigate V1**: 32/32 non-flaky directories stay vulnerable.
- **A fence just *before* the jcc or store also mitigates** (41/41 and 21/21). A plausible mechanism, not yet tested: in Revizor's programs the branch condition and the store address come from loads, and a fence waits for those loads, so the branch resolves (or the store address is known) before anything can speculate past it.

Stability: 9 of 54 V1 originals do not reproduce 3/3, and V1 misplaced variants are flaky in 7–10 of 41 directories. MDS, L1TF and V4 are clean.

Mid-sequence counterexamples (in progress). In this variant set every non-mitigating fence sits at the start or end of the sequence, and every mitigating one sits inside it. A non-learned rule, "BENIGN iff some `lfence` is inside the sequence", therefore matches 799/806 labels (0.991). The set cannot tell structural understanding from fence position. We added four counterfactual variants that put a fence *inside* the sequence where it may not mitigate:

Table 11: Hardware labels for fenced variants (i5-8300H, `rvzr reproduce` ×3, filters off). Cells: vulnerable / stable directories; 0 means mitigated everywhere. Source: `oracle/revizor/results/hw_label_261007`.

Variant	L1TF	MDS	V1	V4
stable / total dirs	63/64	33/33	45/54	21/22
twin (boundary fence)	0/63	0/33	0/41	0/21
fence_all	0/63	0/33	0/45	0/21
shifted (before)	—	—	0/41	0/21
after_load	0/63	0/33	—	—
entry	63/63	32/33	31/41	17/21
tail	62/63	32/33	31/41	21/21
v1_fallthrough	—	—	32/41	—

- `cf_wrong_path` (V1): `jcc; .bb_new: lfence; jmp`. In AT&T form this is exactly our pre-October V1 twin.
- `cf_nonleak`: a fence next to memory operations that `rvzr minimize` found unnecessary for the violation.
- `cf_after_bypass` (V4): a fence after the load that follows the essential store.
- `cf_fencepass`: Revizor's fence-insertion pass, which keeps every fence the violation survives.

[TODO: hardware labels for these variants on the held-out and training pools; fill Table 11 rows and the interior-fence bar.]

4.5 Filter / Ranker

4.5.1 The classifier is not a usable filter

Two findings came from checking the classifier against the oracle data.

- **V1 has no SAFE class.** Generated Spectre V1 samples contain 1,531 leaks, 0 safe and 456 unrunnable. An earlier "classifier vs. oracle AUC 0.44" therefore measured leak vs. *unrunnable*, not leak vs. safe.
- **On V4 the classifier is inverted.** Spectre V4 is the only class with both outcomes: 460 unique gadgets after de-duplication, 273 leak and 187 safe. Results:
  - the locked classifier's attack probability has AUC 0.14 (0.27 within an RL round) and correlates −0.66 with sequence length;
  - sequence length alone gives 0.75 (0.59 within round);
  - an opcode-bag logistic regression, evaluated leaving one RL run out, gives 0.44.

RL round confounds everything here: the V4 leak rate rises from 0.18 to 0.85 across rounds, so we report within-round AUC.

4.5.2 A non-learned gate in front of the oracle

Before any learned filter, most of what the generator emits is not a safe-or-leaking gadget at all: it is a gadget the oracle *cannot run*. Spectector returned UNRUNNABLE for 456 of 1,987 generated Spectre V1 samples and 511 of 600 Spectre V2 samples, each costing a full oracle call (up to 300 s of symbolic execution) to learn nothing about speculation. We therefore gate candidates with three fixed, non-learned stages (`gen/precheck.py`), cheapest first.

A. Assembles. The whole sequence is assembled as one unit by `llvm-mc`, through the same independent assembler oracle used elsewhere in this work. Available on all three ISAs.

B. Oracle front end. x86 only: can Spectector's x86 parser accept every instruction it *reaches*? This reimplements Spectector's own acceptance rule from its own source. Its table of 124 `ins/4` facts is extracted from the pinned container with provenance recorded (`oracle/extract_spectector_table.py`), and a mnemonic resolves as a stem plus up to two size-suffix characters from {b,d,l,q,s,t,w} whose arity must match the operand count. Nothing here is fitted to the verdicts the stage is later measured against.

C. Emulates. The sequence executes in Unicorn without an unhandled fault.

Reachability is what makes stage B work. Spectector reports unsupported instructions *per analysed path*, and our oracle wrapper treats a nonzero count as unrunnable. Generated sequences are full of mid-sequence `ret`s, so an instruction Spectector cannot parse is usually in dead code and never counted. Over the 4,379 committed RL samples, an unparseable instruction appears *anywhere* in 176 of 2,355 leaks (7.5%) but on the straight-line reachable prefix in only 15 (0.6%), while still appearing on that prefix in 303 of 1,746 unrunnables (17.4%). Inspecting the whole sequence would have discarded two thirds of the leaks; inspecting the reachable prefix is what makes the stage usable. Stage C emulates the same prefix, for the same reason: a mid-sequence `ret` pops an uninitialised stack and jumps to a garbage address, which is not a defect of the generated code.

Two concessions in stage C, both recorded. Pages are mapped on demand, because the generator routinely clobbers a register with data and then dereferences it; a fixed map would fail almost everything on an address a real harness would have made valid, and Revizor solves the same problem by masking addresses into its sandbox. The count of demand-mapped pages is reported per candidate so the concession is visible. Consequently OK means "decodes and executes as machine code", not "would run usefully in a harness".

Result. Table 12 measures each stage against the target we fixed before measuring: remove at least 80% of UNRUNNABLE while losing at most 2% of LEAK. **The target is not met.** The full gate removes 18.2% of unrunnable candidates for a 1.3% loss of leaks, raising the share of oracle calls that return a verdict from 0.574 to 0.618. The leak cost is well inside budget; the benefit is a quarter of what we asked for.

The diagnosis is specific. Stage B is accurate but narrow: it accounts for essentially all of the gain (17.4% of unrunnable at 0.8% of leaks), and what it rejects is a short list of instructions genuinely absent from Spectector's table—`endbr64` (241 occurrences), `rdtsc` (77), `clflush` (45), `syscall` (23), `cpuid`, `prefetch*`. Stage A removes nothing at all, which is the ceiling we predicted: the sidecars are *post-realiser* and the realiser already drops instructions that do not assemble, so stage A's measured contribution here is a lower bound on its value for raw generator output. Stage C removes 0.8% and is not worth its cost on this data.

What this says is that 1,366 of the 1,670 unadjudicated candidates assemble, parse on their reachable path, and execute—so their unrunnability comes from something no static gate can see: a Spectector timeout, a translation failure after a successful parse (`x86_to_muasm.pl` can still throw `could_not_translate`), or an unsupported instruction on a path other than the straight-line prefix. Reaching 80% would require predicting those, which is a learned-filter problem, not a parsing one.

4.5.3 Design

The `rank/` package reuses the locked classifier as a frozen encoder, with a forward hook on the fused representation. A regression head with MC-dropout uncertainty sits on top, candidates are chosen by UCB, and the data is split by token-content hash. After the findings above, the target becomes $P(\text{runnable}) \cdot P(\text{leak} \mid \text{runnable})$. It sits behind a cheap non-

Table 12: Pre-oracle gate over unique generated gadgets carrying a Spectector verdict. Target fixed before measurement: ≥80% of UNRUNNABLE removed, ≤2% of LEAK lost; the target is NOT met. n = 3,921 unique sequences (1,974 leak, 277 safe, 1,670 unrunnable). Wilson intervals in the source. Source: `gen/precheck_eval.md`.

Rule	unrun. removed	leak lost	calls saved
A: assembles	0.000	0.000	0.000
B: oracle front end	0.174	0.008	0.082
C: emulates	0.008	0.006	0.006
A+B+C (full gate)	**0.182**	**0.013**	0.088

learned pre-check (assembles, uses only instructions the oracle supports), and it is evaluated prospectively: train on rounds ≤ r, test on round r+1 of held-out seeds. The metric is confirmed leaks per oracle call, against random ordering and against the within-round length bar (0.59). The head-room is largest early: a filter's best gain over random ordering is about 1/leak rate, about 5× for V4 round 0 and about 1.14× for V1 by round 3.

Result: the retargeted filter clears the bar, modestly. On the 460 unique V4 leak/safe sequences, a logistic head on the frozen *embedding* (not the classifier's attack probability, which was inverted) separates leak from safe at within-round AUC **0.656**, above the sequence-length bar's 0.587 and level with an opcode-bag model's 0.650 (Table 13). Under the prospective split (train rounds ≤ r, test r+1) the encoder head reaches 0.772, so the signal is not an artefact of round. The embedding carries usable leak signal where the classifier output did not—the fix was the target (binary leak, not trace length) and the representation (fused embedding, not the softmax). The gain over length is real but small, and the leaks-per-oracle-call headroom is limited precisely because the RL generator's own yield is already high by late rounds (the filter's value concentrates in early rounds and harder classes, as the head-room argument above predicts). The encoder built 360 of 460 PDGs; the other 100 are counted as unselectable, not dropped.

[TODO: wire the encoder head into the RL loop and report the leaks-per-call curve in situ (the static evaluation above is on logged samples).]

4.6 Minimality

The goal is the smallest leaking sequences. For real violations we run Revizor's instruction-removal pass, which deletes instructions one at a time from the end and keeps a deletion if the violation survives. This gives, for each violation, the instructions it needs. For generated leaks, the plan is delta debugging [17] with the oracle as the test, with removals ordered by a learned probability that the leak survives, in the spirit of ProbDD [18], to save oracle calls.

Table 13: SPECTRE_V4 leak-vs-safe discrimination, 460 unique generated gadgets. Within-round AUC controls for the RL-round confounder; prospective trains on rounds ≤ r and tests on r+1. Both columns are AUC. Source: `rank/v4_filter_eval.md`.

scorer	within-round	prospective
sequence length (bar)	0.587	—
opcode-bag LR	0.650	0.627
frozen-encoder head	**0.656**	**0.772**

Table 14: Minimisation of real violations (Revizor instruction pass). Body = non-instrumentation instructions in the measured region.

Class	Dirs	Body (median)	Essential (median)
L1TF	[TBD]	[TBD]	[TBD]
MDS	[TBD]	[TBD]	[TBD]
V1	[TBD]	[TBD]	[TBD]
V4	[TBD]	[TBD]	[TBD]

[TODO: fill Table 14 from `_min/status.json`; minimise generated V1/V4 leaks with Spectector-checked delta debugging.]

5 Discussion

5.1 Limitations and Threats to Validity

- **One CPU, one fuzzer.** Hardware results come from one Coffee Lake part and Revizor. BHI likely needs a newer Intel part, and Inception affects only AMD Zen.
- **x86-only hardware verification.** Spectector and our hardware are x86. ARM64 and riscv64 have only the emulator-driven check of Section 2.5.5, which models conditional-branch speculation alone, uses concrete inputs, and is a model: its agreement with silicon is measured on x86 and assumed, not shown, elsewhere.
- **An emulator cannot see a leak by itself.** Unicorn and QEMU model no speculation, so every emulator result here is either a *runnability* statement or the output of a speculation model we drive ourselves—and that model reproduces none of the

806 hardware labels, so it is not a substitute for the hardware oracle.

- **Threat models do not transfer between oracles.** A secret-versus-public comparison expresses a textbook Spectre gadget and cannot express a Revizor contract violation, whose programs never leave their sandbox. An oracle has to be matched to the shape of the programs it will judge.
- **Class–configuration confound** in the real corpus (Section 4.1.5).
- **Small held-out sets.** Real held-out sets have 22–64 gadgets per class. RISC-V attacks number 27 across a handful of families, with wide confidence intervals.
- **Shortcuts.** Length, opcode mix, fence presence and fence position have each explained an apparent result. Every reported number sits next to the relevant non-learned bar.
- **Variance.** Per-class recall varies by up to 15–20 pp across seeds for small classes. We report only multi-seed results.

5.2 Next Steps

Ordered by coverage gained per unit of effort, and separated by what each actually needs.

No new hardware.

1. **Build the Spectector-Combined image** and report SPECTRE_V2 adjudicability and RL yield through it. Our side is integrated (Section 2.5.4); this is the largest single coverage gain available and costs nothing but build time. Settle the return-model question before extending it to RETBLEED.
2. **Hardware-label the mid-sequence counterexamples and the training pool**, then train the hardware-label-only detector and report it against all three non-learned bars (in progress on the i5).
3. **Re-pose the speculative emulator as a contract check** (many inputs grouped by model contract trace). Until this is done it finds zero leaks on real Revizor programs and *no* mechanism added to it can be validated against the one ground truth we hold, so it gates the next item.
4. **Extend the emulator to indirect-branch and return misprediction.** The rollback mechanism already exists; only the notion of "other successor" changes. This is the one route to V2, BHI, RETBLEED and INCEPTION that needs no hardware and covers all three ISAs, but every verdict stays model-level until item 3 makes validation possible.
5. **The V4 learned filter** on top of the measured pre-oracle gate, plus V1 near-miss negatives, then the filter inside the RL loop measured as confirmed leaks per oracle call.
6. **Minimality**: tabulate the Revizor instruction-removal results already produced, and delta-debug generated leaks against the oracle.
7. **A shared-instruction-set Revizor campaign**, to break the class–configuration confound that currently lets a bag-of-opcodes model match the graph model on real gadgets.

Needs hardware we do not have. The machine used here (Coffee Lake, no enhanced IBRS) is itself an affected part for SPECTRE_V2 and for Intel RETBLEED, so for those two the missing piece is test tooling rather than silicon. What cannot be reached on it:

- **INCEPTION** needs AMD Zen 3 or Zen 4, and the AMD variant of RETBLEED needs Zen 2—both satisfiable by one commodity AM4 desktop.
- **BHI as its own mechanism** needs an enhanced-IBRS-era Intel part; on older silicon it is not separately testable. We note that no automated oracle for it exists to run on such a part either, so the CPU alone would not produce a result.
- **A second ISA with real-silicon ground truth** needs a bare-metal out-of-order Arm Linux host for Revizor's arm64 backend, which supports only the conditional-branch, store-bypass and delayed-exception clauses there.
- **Out-of-order RISC-V** is reachable either in RTL simulation, where published fuzzers already detect several classes on open cores, or on out-of-order RISC-V silicon. Simulation is free and should be tried first.

Full tool-by-tool and part-by-part detail, with citations and prices, is in `docs/ORACLE_TOOLING_SURVEY_2026-10-09.md`; the coverage reasoning is in `docs/COVERAGE_AND_NEXT_STEPS_2026-10-09.md`.

6 Conclusion

SpecExec has a working oracle-verified generation loop on x86 that finds many distinct leaking gadgets. It also has a detector whose headline accuracy

we have taken apart: screening, opcode shortcuts, length, the instruction-set confound and synthetic-to-real transfer each changed what the numbers mean. The most solid new result is a property of the data, not of a model: on real hardware, a single `lfence` at the speculation boundary removes the leak in every stable case—and, for the three classes whose recorded violations reproduce on replay (L1TF, Spectre V1, Spectre V4), on silicon— while fences elsewhere do not. Three things remain open: the learned filter has to beat simple bars on real oracle labels, minimality has to be measured, and verification has to reach a second ISA. Those three steps would turn the pipeline from recognition into discovery.

A Development History (v54/v55)

These are the in-distribution results reported in earlier drafts. They predate the screening fix (Sec. 3.1.2) and the spec bug fixes (Sec. 2.2.2), and should be read as development history.

Table 15: Dataset statistics, v55 (training and locked test).

Class	Train	Test	Total
BENIGN	2840	1031	3871
BHI	318	67	385
INCEPTION	518	94	612
L1TF	582	37	619
MDS	445	45	490
RETBLEED	298	75	373
SPECTRE_RSB	470	1	471
SPECTRE_V1	644	42	686
SPECTRE_V2	485	154	639
SPECTRE_V4	347	124	471
Total	6947	1670	8617

v54 vs. v55. Locked-test accuracy was 95.75% (v54) and 95.45% (v55, best of 3; range 93.41–95.45%). Fixing the augmentation raised Spectre V2 recall from 76.0% to 87.7% and Retbleed from 90.7% to 97.3%. L1TF recall fell from 81.1% to 62.2% (37 test records; 62–76% across seeds).

Augmentation bugs fixed by the test suite.

- Register-pool collision in rename (two registers could map to one).
- x86 conditional branches unguarded in local swap.
- Flag-clobber regex missed size suffixes.
- Barrier synonyms allowed downgrades (`dsb sy` → `dsb ish`).
- x86 load regex missed suffixed moves.
- Branch-flip guard missed `jmpq */callq *`.

Learned edge scales. SPEC_RETURN is the most amplified edge type ($s \approx 1.23$–1.25) and CONTROL_FLOW the most suppressed ($s \approx 0.74$). An edge ablation over 5 seeds shows that removing the speculative edge types costs about 0 pp of accuracy but −3.75 pp of macro-F1. The taxonomy matters for minority classes.

B Inline Features

The 58 inline features fall into seven groups:

- opcode fractions for 28 security-relevant mnemonics;
- six structural ratios;
- seven normalised pattern counts;
- ten primitive-presence flags;
- four ratios (e.g. `ret_call_ratio`);
- one caller-context flag;
- two page-probe features (a `shl $9--15` followed by an indexed load; `$6` is a cache-line probe shared by MDS and L1TF).

`endbr64` was excluded after it increased Retbleed confusion.

References

[1] J. Devlin, M.-W. Chang, K. Lee, and K. Toutanova, "BERT: Pre-training of deep bidirectional transformers for language understanding," in *Conference of the North American Chapter of the Association for Computational Linguistics (NAACL)*, 2019.

[2] W. Hu, B. Liu, J. Gomes, M. Zitnik, P. Liang, V. Pande, and J. Leskovec, "Strategies for pre-training graph neural networks," in *International Conference on Learning Representations (ICLR)*, 2020.

[3] K. Xu, C. Li, Y. Tian, T. Sonobe, K.-i. Kawarabayashi, and S. Jegelka, "Representation learning on graphs with jumping knowledge networks," in *International Conference on Machine Learning (ICML)*, 2018.




Figure 1: L1TF vs. MDS PDGs (x86, Clang): both follow `clflush` → `nop`$^+$ → shift → indexed load. The discriminating page-stride shift or `verw` is absent in short windows.

[4] P. Khosla, P. Teterwak, C. Wang, A. Sarna, Y. Tian, P. Isola, A. Maschinot, C. Liu, and D. Krishnan, "Supervised contrastive learning," in *Advances in Neural Information Processing Systems (NeurIPS)*, 2020.

[5] I. Loshchilov and F. Hutter, "Decoupled weight decay regularization," in *International Conference on Learning Representations (ICLR)*, 2019.

[6] A. Vaswani, N. Shazeer, N. Parmar, J. Uszkoreit, L. Jones, A. N. Gomez, L. Kaiser, and I. Polosukhin, "Attention is all you need," in *Advances in Neural Information Processing Systems (NeurIPS)*, 2017.

[7] A. F. da Silva, B. C. Kind, J. W. de Souza Magalhães, J. N. Rocha, B. C. F. Guimarães, and F. M. Q. a. Pereira, "AnghaBench: A suite with one million compilable C benchmarks for code-size reduction," in *IEEE/ACM International Symposium on Code Generation and Optimization (CGO)*, 2021.

[8] M. Guarnieri, B. Köpf, J. F. Morales, J. Reineke, and A. Sánchez, "Spectector: Principled detection of speculative information flows," in *IEEE Symposium on Security and Privacy (S&P)*, 2020.

[9] M. Yan, J. Choi, D. Skarlatos, A. Morrison, C. Fletcher, and J. Torrellas, "InvisiSpec: Making speculative execution invisible in the cache hierarchy," in *IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2018.

[10] O. Oleksenko, C. Fetzer, B. Köpf, and M. Silberstein, "Revizor: Testing black-box CPUs against speculation contracts," in *International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, 2022.

[11] X. Fabian, M. Guarnieri, and M. Patrignani, "Automatic detection of speculative execution combinations," in *ACM Conference on Computer and Communications Security (CCS)*, 2022.

[12] Google, "SafeSide: Understand and mitigate software-observable side-channels." https://github.com/google/safeside, 2019.

[13] P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," in *IEEE Symposium on Security and Privacy (S&P)*, 2019.

[14] M. C. Tol, B. Gulmezoglu, K. Yurtseven, and B. Sunar, "FastSpec: Scalable generation and detection of spectre gadgets using neural embeddings," in *IEEE European Symposium on Security and Privacy (EuroS&P)*, 2021.

[15] D. Arp, E. Quiring, F. Pendlebury, A. Warnecke, F. Pierazzi, C. Wressnegger, L. Cavallaro, and K. Rieck, "Dos and don'ts of machine learning in computer security," in *USENIX Security Symposium*, 2022.




Figure 2: Inception (dense RSB_CHAIN subgraph) vs. Retbleed (near-linear chain with an isolated `ret`).

[16] D. J. Schuirmann, "A comparison of the two one-sided tests procedure and the power approach for assessing the equivalence of average bioavailability," *Journal of Pharmacokinetics and Biopharmaceutics*, vol. 15, no. 6, 1987.

[17] A. Zeller and R. Hildebrandt, "Simplifying and isolating failure-inducing input," *IEEE Transactions on Software Engineering*, vol. 28, no. 2, 2002.

[18] G. Wang, R. Shen, J. Chen, Y. Xiong, and L. Zhang, "Probabilistic delta debugging," in *ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering (ESEC/FSE)*, 2021.




Figure 3: BHI vs. Spectre V2: both dominated by SPEC_INDIRECT edges; BHI has a preceding dispatch-table load chain.