Project 3: Designing a 32-bit CPU

Adam Sumner - A20283081, Contribution - 25% Bobby Unverzagt - A2028923, Contribution - 25% Emilie Woog - A20265269, Contribution - 25% Nash Kaminski - A20283999, Contribution - 25%

ECE 485

December 5th, 2015

1 Introduction

This goal of this project is to design a stripped down version of the MIPS processor. The processor will be a 32-bit version of the processor discussed in class and the text book, however, its instruction set will be a small subset of the MIPS processor's full capability.

OpCode[31:26]	Function Field [5:0]	Instruction
100011_2	_	lw
101011_2	-	sw
000000_2	100000_2	add
000000_2	110000_2	sub
000100_2	-	beq
000001_2	000001_2	nand
000010_2	000010_2	andi
000011_2	000001_2	or
000011_2	000010_2	ori

Table 1: CPU Instruction Set

- 2 Design
- 2.1 Architecture
- 2.2 Behavior
- 3 Analysis
- 4 Simulation Results
- 5 Conclusion

The design and implementation of an 32-bit CPU was a success. An architecture was designed and a behavior was successfully put into practice. All requested functionality was achieved. This 32-bit CPU can now be used in further projects.