CASE STUDY FOR 32-BIT PIPELINED CPU DESIGN WITH NEW ALU ARCHITECTURE

Adam Sumner

Illinois Institute of Technology

ECE 429-01

December 4^{th} , 2015

Contents

1	Intr	oducti	ion	2				
	1.1	Circui	t Description	2				
	1.2	Memo	ry File	3				
	1.3	ALU		3				
	1.4							
2	32-Bit CPU Design with Different Adders							
	2.1	1 Introduction						
	2.2	2 Carry Ripple Adder						
		2.2.1	RTL Simulation	6				
		2.2.2	Logic Synthesis and Post-Synthesis Simulation	7				
		2.2.3	Place & Route and Post-P&R Simulation	8				
		2.2.4	Test Bench	9				
	2.3	Carry	Lookahead Adder	10				
		2.3.1	RTL Simulation	11				
		2.3.2	Logic Synthesis and Post-Synthesis Simulation	11				
		2.3.3	Place & Route and Post-P&R Simulation	12				
		2.3.4	Test Bench	13				
	2.4	Carry	Skip Adder	14				
		2.4.1	RTL Simulation	15				
		2.4.2	Logic Synthesis and Post-Synthesis Simulation	16				
		2.4.3	Place & Route and Post-P&R Simulation	16				
		2.4.4	Test Bench	17				
	2.5	Carry	Select Adder	18				
		2.5.1	RTL Simulation	19				
		2.5.2	Logic Synthesis and Post-Synthesis Simulation	20				
		2.5.3	Place & Route and Post-P&R Simulation	21				
		2.5.4	Test Bench	22				
	2.6	Delay	Comparison	24				
3	32-Bit CPU Design with New ALU Architecture 24							
	3.1	Code		24				
	3.2	Test E	Bench	28				
		3.2.1	Logic Synthesis and Post-Synthesis Simulation	29				
		3.2.2	Place & Route and Post-P&R Simulation	31				
4	Cor	clusio	ns	33				

1 Introduction

The objective of this project is to understand how a 32-bit pipelined Central Processing Unit (CPU) functions and how it is both physically and logically constructed. As the name suggests, the length of a word is 32 bits wide. Furthermore, due to the wonderful invention of pipelining, multiple instructions can be executed simultaneously. A CPU's normal processes (excluding interrupts) are synchronized, therefore the CPU will be in sync using an external clock signal. The instruction signals for addressing the memory file, Arithmetic Logic Unit (ALU) operands, and the ALU operation are also external.

1.1 Circuit Description

The complete overview of the primary building blocks and signals of the CPU are shown in Figure 1. The two main components are the memory file and the ALU. The external clock signal synchronizes the capture and release of data within the 32 x 32 memory file block. Because of pipelining, each instruction executed can be performed in 2 clock cycles. The first cycle involves the two decoders translating the external address selection signals used for specifying the contents of the memory file that should be read. In addition to this, the multiplexer blocks are used to select the operands for the ALU. In the second clock cycle, the ALU performs the specified operation. The output of the ALU can then be read from outside the CPU through a tri-state buffer, and they can also be written back into the memory file in the word specified by Address B.




Figure 1: Circuit Overview

1.2 Memory File

The memory file stores 32 32-bit words. There are two read ports and one write port. The words that are read in each clock cycle are specified in Address A and Address B from Figure 1. The primary storage element used in this design is a D-register. The output of each register is connected to the two output read ports through tri-state buffers. The buffers are enabled through the decoded address A and address B. The value of address B specifies the word address in the memory file where the results of the ALU will be stored after the computation is complete in the second clock cycle.




Figure 2: Memory File

1.3 ALU

The ALU of the circuit has two operands A and B, and it implements the following functions:

• A * B : multiplication

 \bullet A + B : addition

• A - B : subtraction

• B - A : subtraction

• A or B : logic OR function

• A and B : logic AND function

• A xor B: exclusive XOR function

• A xnor B : logic XNOR function

The ALU has three primary operation blocks: the multiplier, the adder, and the logic function block. This is shown in figure 3. The multiplier carries out the multiplication function. Because multiplication results in a 64-bit result, 2 clock cycles are used to store the result. This means that to execute the multiply instruction, 3 cycles instead of 2 are used in total.




Figure 3: ALU Overview

The adder circuit within the ALU is a 32-bit adder/subtractor circuit. It executes the addition and subtraction operations. The selection of the operation is done by the two externally defined operation select signals OPSEL. The same signals are used to specify the operation executed within the logic function of the ALU. The final output select signal OUTSEL specifies the result of the ALU for output using the 4-to-1 multiplexer.

1.4 Synchronization

Each instruction executed by the CPU is determined by the external control signals. An instruction word is shown in Figure 4. Once the clock signals high, the instruction is applied to the signals that control the CPU operation. Since each instruction is executed in two steps, some control signals need to be stored at the internal registers of the CPU. In the first step of the instruction, the instruction specifies the contents of the memory file that will be read from the read ports A and B, and the operands of the ALU. In the second cycle, the control signals determine the operation to be executed internally in the ALU and the ALU output. The results of the ALU will be available if the OEN signal is set, and the result will also be written back into the memory file. This address is specified by address B. Data is written at the next positive edge of the clock. The period of the clock signal is determined by the longest data path delay in the circuit.



Figure 4: Instruction Word Contents

2 32-Bit CPU Design with Different Adders

2.1 Introduction

The objective of this project is to carry out the logical and physical synthesis of a 32-bit cpu using 4 separate types of adder circuits.

2.2 Carry Ripple Adder

An n-bit CRA is formed by concatenating n full adders in cascade with the carry output from one adder connected to the carry input of the next. This is shown in Figure 5.




Figure 5: Carry Ripple Adder

2.2.1 RTL Simulation

Figure 6: Display




Figure 7: Simvision

2.2.2 Logic Synthesis and Post-Synthesis Simulation

```
Compiling source file "gscl45nm,v"
Compiling source file "th.cpu,v"
Compiling source file "cpu,vh"
Highest level modules:
A0121X1
BUFX4
CLKBUF2
CLKBUF3
DFFNEGX1
BUFX6
FANC
HAWMI
INW/22
INW/4
INW/22
INW/4
INW/22
INW/4
INW/23
INW/4
INW/28
INW/4
INW/28
INW/28
INW/4
INW/28
INW/4
INW/28
INW/4
INW/28
INW/4
INW/28
INW/4
INW/28
INW/4
INW/29
INW/4
INW/29
INW/4
INW/20
INW/4
INW/4
INW/20
INW/4
INW/20
INW/4
INW/20
INW/4
IN
```

Figure 8: Display




Figure 9: Simvision

2.2.3 Place & Route and Post-P&R Simulation

```
Compiling source file "gscl45nm.v"
Compiling source file "th_cpu.v"
Compiling source file "final.v"
Highest level modules:
HOIZIM
BUFX4
CLKBUF1
CLKBUF2
CLKBUF3
BUFFNEX1
BUFNEX1
BUFN
```

Figure 10: Display




Figure 11: Simvision

2.2.4 Test Bench

```
Compiling source file "tb_test.v"
Compiling source file "cpu_CRA.v"
 Warning! Too few module port connections
                                                                                           [Verilog-TFNPC]
                "cpu_CRA,v", 557; cra0(.sum(sum[7;0]), .c_out(c7), .a(a[7;0]), .b(b[7;0]), .c_in(c_in))
              Too few module port connections "cpu_CRA.v", 558; cra1(.sum(sum[15;8]), .c_out(c15), .a(a[15;8]), .b(b[15;8]), .c_in(c7))
                                                                                           [Verilog-TFNPC]
Warning!
               Too few module port connections "cpu_CRA,v", 559: cra2(.sum(sum[23:16]), .c_out(c23), .a(a[23:16]), .b(b[23:16]), .c_in(c15))
                                                                                           [Verilog-TFNPC]
Warning!
Highest level modules:
stimulus
 L30 "tb_test.v": $finish at simulation time 1101
3 warnings
 O simulation events (use +profile or +listcounts option to count) + 96988 accelerated events
CPU time: 0.0 secs to compile + 0.1 secs to link + 1.2 secs in simulation 
End of Tool: VERILOG-XL 08.20.001-p Dec 1, 2015 15:46:34
```

Figure 12: RTL Display




Figure 13: RTL Simvision



Figure 14: ALU Operations




Figure 15: ALU Operations

2.3 Carry Lookahead Adder

Carry Lookahead circuits are special logic circuits that can dramatically reduce the time to perform addition at the price of more complex hardware. This is done by transforming the ripple carry design so that the carry logic over a fixed group of bits are reduced to two-level logic. This is shown in Figure 16.




Figure 16: Carry Lookahead Adder

2.3.1 RTL Simulation




Figure 17: Simvision

2.3.2 Logic Synthesis and Post-Synthesis Simulation

```
Compiling source file "gscl45nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "tb_cpu.v"
Highest level modules:
BUFX4
CLRBUF2
CLRBUF2
CLRBUF3
HFFNECX1
JFFSR
FRK1
HAX1
INWX2
INWX4
INWX8
LATCH
MM2X1
NNN3X1
NOR3X1
NOR3X1
OR122X1
OR222C
TBUFX1
stimulus

"gscl45nm.v", 299: Timing violation in stimulus.proj.Va/13/rc30/qout_reg
$setup( negedge II:35999, posedge CLK:36000, 0.09 : 9 ):
L30 "tb_cpu.v": $finish at simulation time 50100
0 simulation events (use *profile or *listcounts option to count) * 199395 accelerated events * 345566 timing check events
CPU time; 0.1 sees to compile * 0.3 secs to link * 0.2 secs in simulation
End of Tool: VERLOG-BL 082,001-p Be 1, 2015 15:04:50
```

Figure 18: Display




Figure 19: Simvision

2.3.3 Place & Route and Post-P&R Simulation

```
Compiling source file "gscl45mm.v"
Compiling source file "th_cpu,v"
Compiling source file "final.v"
Highest level modules:
ULFRUF1
ULFRUF2
ULFRUF3
HFFNEDX1
HFFNEDX1
HFFNEDX1
HFFNEDX1
HFNEDX1
HNW22
LATCH
HNW22
LATCH
HNW28
H
```

Figure 20: Display




Figure 21: Simvision

2.3.4 Test Bench

```
Compiling source file "tb_test.v"
Compiling source file "cpu_CLA.v"
                   Too few module port connections "cpu_CLA.v", 636; CLAO(.s(s[15:0]), .a(a[15:0]), .b(b[15:0]), .co(c0), .c16(c16), .p_16(p[0]), .g_16(g[0]))
                                                                                                                 [Verilog=TFNPC]
                  Too few module port connections "cpu_CLA.v", 615: CLAO(.s(s[3:0]), .a(a[3:0]), .b(b[3:0]), .cO(cO), .c4(c4), .g_4(g[0]), .p_4(p[0]))
                                                                                                                 [Verilog-TFNPC]
Warning!
                  Too few module port connections "cpu_CLA.v", 616: CLA1(.s(s[7:4]), .a(a[7:4]), .b(b[7:4]), .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[1]))
                                                                                                                 [Verilog-TFNPC]
Warning!
                   Too few module port connections "cpu_CLA.v", 617: CLA2(.s(s[11:8]), .a(a[11:8]), .b(b[11:8]), .c0(c8), .c4(c12), .g_4(g[2]), .p_4(p[2]))
                                                                                                                 [Verilog-TFNPC]
Warning!
                  Too few module port connections "cpu_CLA.v", 615: CLAO(.s(s[3:0]), .a(a[3:0]), .b(b[3:0]), .cO(cO), .c4(c4), .g_4(g[0]), .p_4(p[0]))
                                                                                                                 [Verilog-TFNPC]
Warning!
                   Too few module port connections "cpu_CLA,v", 616: CLA1(.s(s[7:4]), .a(a[7:4]), .b(b[7:4]), .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[1]))
Warning!
                                                                                                                 [Verilog-TFNPC]
[Verilog-TFNPC]
stimulus
 L30 "tb_test.v": $finish at simulation time 1101
7 warnings
O simulation events (use +profile or +listcounts option to count) + 94165 accelerated events CPU time; 0.0 secs to compile + 0.1 secs to link + 1.3 secs in simulation End of Tool: VERILOG-NL 08.20.001-p Dec 1, 2015 15:13:20
```

Figure 22: RTL Display




Figure 23: RTL Simvision

2.4 Carry Skip Adder

In the Carry Skip Adder, the operands are divided into blocked of r bits blocks. In each block, a ripple carry adder can be utilized to produce the sum bits and a carryout bit for the block. This is shown in Figure 24.




Figure 24: Carry Skip Adder

2.4.1 RTL Simulation

```
Compiling source file "tb_cpu.v"
Compiling source file "cpu_CSA.v"
              Too few module port connections
                                                                                         [Verilog-TFNPC]
               "cpu_CSA,v", 598: cs0_15(.s(s[15:0]), .cout(c), .a(a[15:0]), .b(b[15:0]), .cin(cin))
                                                                                         [Verilog-TFNPC]
Warning!
              Too few module port connections
               "cpu_CSA,v", 582; cs0_3(.s(s[3:0]), .cout(c[0]), .a(a[3:0]), .b(b[3:0]), .cin(cin))
Warning!
              Too few module port connections
                                                                                         [Verilog-TFNPC]
               "cpu_CSA.v", 583; cs4_7(.s(s[7:4]), .cout(c[1]), .a(a[7:4]), .b(b[7:4]), .cin(c[0]))
              Too few module port connections "cpu_CSA.v", 584: cs8_11(.s(s[11:8]), .cout(c[2]), .a(a[11:8]), .b(b[11:8]), .cin(c[1]))
                                                                                         [Verilog-TFNPC]
Warning!
              Too few module port connections "cpu_CSA.v", 582; cs0_3(.s(s[3:0]), .cout(c[0]), .a(a[3:0]), .b(b[3:0]), .cin(cin))
                                                                                         [Verilog-TFNPC]
Warning!
              Too few module port connections "cpu_CSA.v", 583; cs4_7(.s(s[7:4]), .cout(c[1]), .a(a[7:4]), .b(b[7:4]), .cin(c[0]))
                                                                                         [Verilog-TFNPC]
Warning!
Warning!
              Too few module port connections
                                                                                         [Verilog-TFNPC]
               "cpu_CSA.v", 584: cs8_11(.s(s[11:8]), .cout(c[2]), .a(a[11:8]), .b(b[11:8]), .cin(c[1]))
Highest level modules:
stimulus
L30 "tb_cpu.v": $finish at simulation time 501
O simulation events (use +profile or +listcounts option to count) + 21065 accele
rated events
CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in simulation End of Tool: VERILOG-XL 08.20.001-p Dec 1, 2015 13:24:08
```

Figure 25: Display




Figure 26: Simvision

2.4.2 Logic Synthesis and Post-Synthesis Simulation

2.4.3 Place & Route and Post-P&R Simulation

```
Compiling source file "gscl45nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "final.v"
 Highest Tevel modules:
 A0Ĭ21X1
 BUFX4
 CLKBUF1
 CLKBUF2
 CLKBUF3
 DFFNEGX1
 DFFSR
 FAX1
 HAX1
 INVX2
 LATCH
 MUX2X1
 NOR3X1
 0AI22X1
 0R2X2
 TBUFX1
 stimulus
  "gscl45nm.v", 299: Timing violation in stimulus.proj.\a/l3/rc30/qout_reg
      $setup( negedge D:36017, posedge CLK:36018, 0.09:9);
 L30 "tb_cpu.v": $finish at simulation time 50100
 O simulation events (use +profile or +listcounts option to count) + 207877 acce
erated events + 345558 timing check events

CPU time: 0.2 secs to compile + 0.2 secs to link + 0.3 secs in simulation

End of Tool: VERILOG-XL 08.20.001-p Dec 1, 2015 13:04:24
```

Figure 27: Display




Figure 28: Simvision

2.4.4 Test Bench

```
Compiling source file "tb_test.v"
Compiling source file "cpu_CSA.v"
Warning! Too few module port connections

"cpu_CSA.v", 598: cs0_15(.s(s[15:0]), .cout(c), .

a(a[15:0]), .b(b[15:0]), .cin(cin))
                                                                                                                      [Verilog-TFNPC]
Warning! Too few module port connections

"cpu_CSA.v", 582; cs0_3(.s(s[3:0]), .cout(c[0]),

.a(a[3:0]), .b(b[3:0]), .cin(cin))
                                                                                                                      [Verilog-TFNPC]
Warning! Too few module port connections

"cpu_CSA.v", 583; cs4_7(.s(s[7;4]), .cout(c[1]),

.a(a[7;4]), .b(b[7;4]), .cin(c[0]))
                                                                                                                      [Verilog-TFNPC]
Warning! Too few module port connections

"cpu_CSA.v", 584: cs8_11(.s(s[11:8]), .cout(c[2])

, .a(a[11:8]), .b(b[11:8]), .cin(c[1]))
                                                                                                                      [Verilog-TFNPC]
Warning! Too few module port connections

"cpu_CSA.v", 582; cs0_3(.s(s[3:0]), .cout(c[0]),

.a(a[3:0]), .b(b[3:0]), .cin(cin))
                                                                                                                      [Verilog-TFNPC]
Warning! Too few module port connections

"cpu_CSA.v", 583: cs4_7(.s(s[7:4]), .cout(c[1]),

.a(a[7:4]), .b(b[7:4]), .cin(c[0]))
                                                                                                                      [Verilog-TFNPC]
Warning! Too few module port connections
    "cpu_CSA.v", 584; cs8_11(.s(s[11:8]), .cout(c[2])
    , .a(a[11:8]), .b(b[11:8]), .cin(c[1]))
Highest level modules:
                                                                                                                      [Verilog-TFNPC]
stimulus
 L30 "tb_test.v": $finish at simulation time 501
Osimulation events (use +profile or +listcounts option to count) + 15982 accelerated events CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in simulation End of Tool: VERILOG-XL 08.20.001-p Dec 1, 2015 13:45:58
```

Figure 29: Display




Figure 30: Simvision 1




Figure 31: Simvision 2

2.5 Carry Select Adder

The Carry Select Adder divides the operands to be added into r bit blocks similar to the Carry Skip Adder. For each block, two r-bit Ripple Carry Adders operate in parallel to form two sets of sum bits and carry out signals. Each Ripple Carry Adder has two

sets of hard-coded carry-in signals. One Ripple Carry Adder has a carry-in of 0, while the other has a carry-in of 1. This is shown in Figure 32.




Figure 32: Carry Select Adder

2.5.1 RTL Simulation

```
Compiling source file "tb_cpu,v"
Compiling source file "cpu_CSeA.v"
                  Too few module port connections "cpu_CSeA.v", 606: cse1(.s(s[15:0]), .cout(c), .a(a[15:0]), .b(b[15:0]), .cin(cin))
                                                                                                                  [Verilog-TFNPC]
                   Too few module port connections "cpu_CSeA.v", 591: c1(.s(s[3:0]), a(a[3:0]), .b(b[3:0]), .cin(cin))
                                                                                                                  [Verilog-TFNPC]
Warning!
                                                                                    .cout(c[1]), .
                   Too few module port connections "cpu_CSeA.v", 592; c2(.s(s[7;4]), a(a[7;4]), ,b(b[7;4]), ,cin(c[1]))
                                                                                                                  [Verilog-TFNPC]
Warning!
                                                                                   .cout(c[2]), .
                   Too few module port connections "cpu_CSeA.v", 593; c3(.s(s[11:8]), .cout(c[3]), a(a[11:8]), .b(b[11:8]), .cin(c[2]))
Warning!
                                                                                                                  [Verilog-TFNPC]
                   Too few module port connections "cpu_CSeA.v", 591; c1(.s(s[3;0]), a(a[3;0]), .cin(cin))
                                                                                                                  [Verilog-TFNPC]
Warning!
                                                                                   .cout(c[1]), .
                   Too few module port connections "cpu_CSeA.v", 592; c2(.s(s[7;4]), a(a[7;4]), .b(b[7;4]), .cin(c[1]))
Warning!
                                                                                                                  [Verilog-TFNPC]
                                                                                    .cout(c[2]),
                  Too few module port connections "cpu_CSeA,v", 593; c3(.s(s[11:8]), .cout(c[3]), a(a[11:8]), .b(b[11:8]), .cin(c[2]))
                                                                                                                  [Verilog-TFNPC]
Warning!
Highest level modules:
 L30 "tb_cpu.v": $finish at simulation time 501
O simulation events (use *profile or *listcounts option to count) + 21936 accelerated events CPU time: 0.0 secs to compile + 0.1 secs to link + 0.8 secs in simulation End of Tool: VERILOG-XL 08.20.001-p Dec 1, 2015 16:01:59
```

Figure 33: Display




Figure 34: Simvision

2.5.2 Logic Synthesis and Post-Synthesis Simulation

```
Compiling source file "gscl45rm.v"
Compiling source file "tb.cpu.v"
Highest level modules;
HOL2XII
BUFX4
CLKBUF2
CLKBUF3
DFFNECM1
DFFSR
FAM1
HAM1
INWX2
INWX4
INWX8
LATCH
HMCM1
NOR3M1
OR2M2
TBUFX1
Stimulus

"gscl45rm.v", 299; Timing violation in stimulus.proj.\a/13/rc30/qout_reg
$setup( negadge D:39999, posedge CLK:36000, 0.09 : 9 );
L30 "tb_cpu.v": $finish at simulation time 50100
0 simulation events (use *profile or *listcounts option to count) * 207669 accelerated events * 345638 timing check events
EPU time 0,1 secs to compile * 0.3 secs to link * 0.2 secs in simulation
End of Tool: VERILOG-XL 08,20,001-p Dec 1, 2015 16:09;01
```

Figure 35: Display




Figure 36: Simvision

2.5.3 Place & Route and Post-P&R Simulation

```
Compiling source file "gscl45nm.v"
Compiling source file "th.cpu.v"
Compiling source file "final.v"
Highest level modules:
A0121X1
BBFX4
CLKBUF1
CLKBUF3
BFFNCFA
BFFNCFA
BFFNCFA
BFFNCFA
BFFNCFA
BFFNCFA
BFFNCFA
BFNCFA
BNCVA
LBICH
BNCVA
LBICH
BNCVA
BNCSXI
NORSXI
ORIZZXI
ORIZZXI
Stimulus

"gscl45nm.v", 299: Timing violation in stimulus.proj.va/13/rc30/qout_reg
$setup( negedge D:35017, posedge CLK:35018, 0.09 : 9 );

L30 "th.cpu.v": $finish at simulation time 50100
0 simulation events (use *profile or *listcounts option to count) * 211984 accelerated events + 345638 timing check events
End of Togl: VERILOSAL 0.2 secs to compile * 0.2 secs to sink * 0.3 secs in simulation
End of Togl: VERILOSAL 8.20,001-p Dec 1, 2015 16:18:14
```

Figure 37: Display




Figure 38: Simvision

2.5.4 Test Bench

```
Compiling source file "tb_test.v" Compiling source file "cpu_CSeA.v"
                     Too few module port connections "cpu_CSeA,v", 606; cse1(.s(s[15:0]), .cout(c), .a(a[15:0]), .b(b[15:0]), .cin(cin))
                                                                                                                              [Verilog-TFNPC]
  Warning!
                      Too few module port connections "cpu_CSeA.v", 591; c1(.s(s[3:0]), .cout(c[1]), a(a[3:0]), ,b(b[3:0]), .cin(cin))
                                                                                                                              [Verilog-TFNPC]
  Warning!
                     Too few module port connections "cpu_CSeA,v", 592; c2(.s(s[7;4]), .cout(c[2]), .a(a[7;4]), .b(b[7;4]), .cin(c[1]))
                                                                                                                              [Verilog-TFNPC]
  Warning!
                     Too few module port connections "cpu_CSeA.v", 593; c3(,s(s[11:8]), .cout(c[3]), a(a[11:8]), .b(b[11:8]), .cin(c[2]))
                                                                                                                              [Verilog-TFNPC]
  Warning!
                      Too few module port connections "cpu_CSeA.v", 591: c1(.s(s[3:0]), .cout(c[1]), .a(a[3:0]), ,b(b[3:0]), .cin(cin))
                                                                                                                              [Verilog-TFNPC]
  Warning!
                      Too few module port connections "cpu_CSeA.v", 592; c2(.s(s[7:4]), .cout(c[2]), .a(a[7:4]), ,b(b[7:4]), .cin(c[1]))
                                                                                                                              [Verilog-TFNPC]
  Warning!
 Warning! Too few module port connections

"cpu_CSeA,v", 593: c3(.s(s[11:8]), .cout(c[3]), .a(a[11:8]), .b(b[11:8]), .cin(c[2]))

Highest level modules:
                                                                                                                              [Verilog-TFNPC]
  stimulus
L30 "tb_test.v": $finish at simulation time 1101
7 warnings
0 simulation events (use +profile or +listcounts option to count) + 99444 accelerated events
CPU time: 0.0 secs to compile + 0.1 secs to link + 1.3 secs in simulation
End of Tool: VERILOG-XL 08.20.001-p Dec 1, 2015 16:20:02
```

Figure 39: Display




Figure 40: Simvision




Figure 41: ALU Operations 1




Figure 42: ALU Operations 2

2.6 Delay Comparison

Operation	CRA	CLA	CSA	CSeA
$5555_5555 + 0000_0005$	23.1ns	$23.2 \mathrm{ns}$	$23.6 \mathrm{ns}$	23.6ns
$AAAA_AAAA + 5555_5555$	25.2ns	40.2ns	28.1ns	23.9ns
$0000_00C8 + 0000_012C$	22.9ns	$22.5 \mathrm{ns}$	$23.4 \mathrm{ns}$	$23.4 \mathrm{ns}$
$5555_555A + 0000_000A$	23.1ns	22.8ns	22.9ns	23.7ns
FFFF_FFFF - 0000_0001	22.9ns	22.8ns	$23.3 \mathrm{ns}$	$28.5 \mathrm{ns}$
FFFF_FFFF + 0000_0001	40.8ns	22.9ns	$30.4 \mathrm{ns}$	23.1ns
FFFF_FFF - 5555_55A	24.1ns	22.2ns	24.6ns	$30.1 \mathrm{ns}$
$AAAA_AAAB + 5555_5555$	22.1ns	22.1ns	25.2ns	find it

Table 1: Width of 180nm

3 32-Bit CPU Design with New ALU Architecture

3.1 Code

```
1935 //one bit comparator
1936 module one_bit_comp(a, b, f1, f0);
1937 input a, b;
1938 output f1, f0;
1939
1940 / \text{if } (a > b) \text{ then } \{f1, f0\} = 2'b01
1941 // if (a < b) then {f1, f0} = 2'b00
1942 // if (a = b) then {f1, f0} = 2'b10
1943 \text{ reg } x, y;
1944 always @(a or b) begin
1945
         if (a == b)
1946
              begin
1947
                  x = 1;
                   y = 0;
1948
1949
              end
          else if (a > b)
1950
1951
              begin
1952
                   x = 0;
                   y = 1;
1953
1954
              end
1955
              else begin
1956
                       x = 0;
                       y = 0;
1957
1958
                    end
1959 end
```

```
1960 \text{ assign } f1 = x;
1961 \text{ assign } f0 = y;
1962
1963 endmodule
1964
1965 //mux to select the f1 f0 outputs
1966 module mux_4to2(hi_f1, hi_f0, lo_f1, lo_f0, f1, f0);
1967
1968 input hi_f1, hi_f0, lo_f1, lo_f0;
1969 output f1, f0;
1970
1971 //use hi_f1 to select the correct outputs
1972 \text{ reg } x, y;
1973 always @(hi_f1 or hi_f0 or lo_f1 or lo_f0) begin
1974
         if (hi_f1 == 0)
1975
             begin
1976
                  x = hi_-f1;
1977
                  y = hi_-f0;
1978
             end
1979
         else
1980
              begin
1981
                  x = lo_f1;
1982
                  y = lo_-f0;
1983
             end
1984 end
1985 \text{ assign } f1 = x;
1986 \text{ assign } f0 = y;
1987 endmodule
1988
1989 //32-bit tree comparator
1990 module tree_comp(A, B, f1, f0);
1991 input [31 : 0] A, B;
1992 output f1, f0;
1993
1994 wire [31 : 0] f1_L5, f0_L5;
1995 wire [15 : 0] f1_L4, f0_L4;
          [7 : 0] f1_L3, f0_L3;
1996 wire
1997 wire [3 : 0] f1_L2, f0_L2;
1998 wire [1 : 0] f1_L1, f0_L1;
1999
2000 //write your code here
2001 //Level 5: 32 one_bit_comp go here
2002
         one_bit_comp comp1(A[0], B[0], f1_L5[0], f0_L5[0]);
2003
         one_bit_comp comp2(A[1], B[1], f1_L5[1], f0_L5[1]);
2004
         one_bit_comp comp3(A[2], B[2], f1_L5[2], f0_L5[2]);
2005
         one_bit_comp comp4(A[3], B[3], f1_L5[3], f0_L5[3]);
```

```
2006
        one_bit_comp comp5(A[4], B[4], f1_L5[4], f0_L5[4]);
        one_bit_comp comp6(A[5], B[5], f1_L5[5], f0_L5[5]);
2007
        one_bit_comp comp7(A[6], B[6], f1_L5[6], f0_L5[6]);
2008
        one_bit_comp comp8(A[7], B[7], f1_L5[7], f0_L5[7]);
2009
        one_bit_comp comp9(A[8], B[8], f1_L5[8], f0_L5[8]);
2010
        one_bit_comp comp10(A[9], B[9], f1_L5[9], f0_L5[9]);
2011
2012
        one_bit_comp comp11(A[10], B[10], f1_L5[10], f0_L5[10]);
        one_bit_comp comp12(A[11], B[11], f1_L5[11], f0_L5[11]);
2013
2014
        one_bit_comp comp13(A[12], B[12], f1_L5[12], f0_L5[12]);
        one_bit_comp comp14(A[13], B[13], f1_L5[13], f0_L5[13]);
2015
2016
        one_bit_comp comp15(A[14], B[14], f1_L5[14], f0_L5[14]);
        one_bit_comp comp16(A[15], B[15], f1_L5[15], f0_L5[15]);
2017
2018
        one_bit_comp comp17(A[16], B[16], f1_L5[16], f0_L5[16]);
2019
        one_bit_comp comp18(A[17], B[17], f1_L5[17], f0_L5[17]);
2020
        one_bit_comp comp19(A[18], B[18], f1_L5[18], f0_L5[18]);
        one_bit_comp comp20(A[19], B[19], f1_L5[19], f0_L5[19]);
2021
        one_bit_comp comp21(A[20], B[20], f1_L5[20], f0_L5[20]);
2022
2023
        one_bit_comp comp22(A[21], B[21], f1_L5[21], f0_L5[21]);
        one_bit_comp comp23(A[22], B[22], f1_L5[22], f0_L5[22]);
2024
2025
        one_bit_comp comp24(A[23], B[23], f1_L5[23], f0_L5[23]);
2026
        one_bit_comp comp25(A[24], B[24], f1_L5[24], f0_L5[24]);
2027
        one_bit_comp comp26(A[25], B[25], f1_L5[25], f0_L5[25]);
2028
        one_bit_comp comp27(A[26], B[26], f1_L5[26], f0_L5[26]);
        one_bit_comp comp28(A[27], B[27], f1_L5[27], f0_L5[27]);
2029
        one_bit_comp comp29(A[28], B[28], f1_L5[28], f0_L5[28]);
2030
        one_bit_comp comp30(A[29], B[29], f1_L5[29], f0_L5[29]);
2031
2032
        one_bit_comp comp31(A[30], B[30], f1_L5[30], f0_L5[30]);
2033
        one_bit_comp comp32(A[31], B[31], f1_L5[31], f0_L5[31]);
    //Level 4: 16 mux_4to2 go here
2034
        mux\_4to2 \ mx41( f1\_L5[1] \ , f0\_L5[1] \ , f1\_L5[0] \ , \ f0\_L5[0] \ , \ f1\_L4
2035
        [0], f0_L4[0]);
        mux_4to2 mx42(f1_L5[3], f0_L5[3], f1_L5[2], f0_L5[2], f1_L4
2036
        [1], f0_L4[1]);
        mux_4to2 mx43(f1_L5[5], f0_L5[5], f1_L5[4], f0_L5[4], f1_L4
2037
        [2], f0_L4[2]);
2038
        mux_4to2 mx44(f1_L5[7], f0_L5[7], f1_L5[6], f0_L5[6], f1_L4
       [3], f0_L4[3]);
2039
        mux_4to2 mx45(f1_L5[9], f0_L5[9], f1_L5[8], f0_L5[8], f1_L4
       [4], f0_L4[4];
2040
        mux_4to2 mx46(f1_L5[11],f0_L5[11],f1_L5[10], f0_L5[10],
       f1_L4[5], f0_L4[5];
2041
        mux_4to2 mx47(f1_L5[13],f0_L5[13],f1_L5[12], f0_L5[12],
       f1_L4[6], f0_L4[6]);
2042
        mux_4to2 mx48(f1_L5[15], f0_L5[15], f1_L5[14], f0_L5[14],
       f1_L4[7], f0_L4[7];
```

```
2043
        mux_4to2 mx49(f1_L5[17], f0_L5[17], f1_L5[16], f0_L5[16],
       f1_L4[8], f0_L4[8]);
        mux_4to2 mx410(f1_L5[19],f0_L5[19],f1_L5[18], f0_L5[18],
2044
       f1_L4[9], f0_L4[9]);
        mux_4to2 mx411(f1_L5[21],f0_L5[21],f1_L5[20], f0_L5[20],
2045
       f1_L4[10], f0_L4[10]);
2046
        mux_4to2 mx412(f1_L5[23], f0_L5[23], f1_L5[22], f0_L5[22],
       f1_L4[11], f0_L4[11]);
2047
        mux_4to2 mx413(f1_L5[25],f0_L5[25],f1_L5[24], f0_L5[24],
       f1_L4[12], f0_L4[12]);
2048
        mux_4to2 mx414(f1_L5[27], f0_L5[27], f1_L5[26], f0_L5[26],
       f1_L4[13], f0_L4[13]);
        mux\_4to2\ mx415( f1\_L5[29], f0\_L5[29], f1\_L5[28], \ f0\_L5[28],
2049
       f1_L4[14], f0_L4[14]);
        mux_4to2 mx416(f1_L5[31],f0_L5[31],f1_L5[30], f0_L5[30],
2050
       f1_L4 [15], f0_L4 [15]);
2051
2052 //Level 3: 8 mux_4to2 go here
        mux_4to2 mx31(f1_L4[1],f0_L4[1],f1_L4[0], f0_L4[0], f1_L3
2053
        [0], f0_L3[0]);
2054
        mux_4to2 mx32(f1_L4[3], f0_L4[3], f1_L4[2], f0_L4[2], f1_L3
        [1], f0_L3[1]);
2055
        mux_4to2 mx33(f1_L4[5], f0_L4[5], f1_L4[4], f0_L4[4], f1_L3
        [2], f0_L3[2]);
2056
        mux_4to2 mx34(f1_L4[7], f0_L4[7], f1_L4[6], f0_L4[6], f1_L3
       [3], f0_L3[3];
2057
        mux_4to2 mx35( f1_L4[9], f0_L4[9], f1_L4[8], f0_L4[8], f1_L3
       [4], f0_L3[4]);
2058
        mux_4to2 mx36(f1_L4[11],f0_L4[11],f1_L4[10], f0_L4[10],
       f1_L3[5], f0_L3[5]);
        mux_4to2 mx37(f1_L4[13], f0_L4[13], f1_L4[12], f0_L4[12],
2059
       f1_L3[6], f0_L3[6]);
        mux_4to2 mx38(f1_L4[15], f0_L4[15], f1_L4[14], f0_L4[14],
2060
       f1_L3[7], f0_L3[7];
2061
2062 //Level 2: 4 mux_4to2 go here
        mux_4to2 mx21(f1_L3[1], f0_L3[1], f1_L3[0], f0_L3[0], f1_L2[0],
2063
        f0_L2[0];
2064
        mux_4to2 mx22(f1_L3[3], f0_L3[3], f1_L3[2], f0_L3[2], f1_L2
        [1], f0_L2[1]);
2065
        mux_4to2 mx23(f1_L3[5], f0_L3[5], f1_L3[4], f0_L3[4], f1_L2
       [2], f0_L2[2]);
        mux_4to2 mx24(f1_L3[7],f0_L3[7],f1_L3[6], f0_L3[6], f1_L2
2066
       [3], f0_L2[3];
2067
2068 //Level 1: 2 mux_4to2 go here
```

3.2 Test Bench




Figure 43: Test Bench 1




Figure 44: Test Bench 2




Figure 45: Test Bench 3




Figure 46: Test Bench 4

3.2.1 Logic Synthesis and Post-Synthesis Simulation




Figure 47: Synthesis Simulation 1




Figure 48: Synthesis Simulation 2




Figure 49: Synthesis Simulation 3




Figure 50: Synthesis Simulation 4

3.2.2 Place & Route and Post-P&R Simulation




Figure 51: Power Consumption




Figure 52: Layout Simulation 1




Figure 53: Layout Simulation 2




Figure 54: Layout Simulation 3




Figure 55: Layout Simulation 4

4 Conclusions

Overall a 32-bit pipelined CPU was successfully studied. Through the simulation and analysis of the code, it is clear how a CPU is both physically and logically constructed. Different adder types were adequately analyzed and it is apparent that each configuration affects the power and delay of the CPU as a whole. Furthermore, a comparator was successfully added to the ALU of the CPU. The goals of this project were all achieved successfully.