

C/C++ Program Design

Lab 8, SIMD and OpenMP

于仕琪







Intel Intrinsics





SIMD@Intel

• MMX: 1997, 8 registers, 64 bits,

• SSE (Streaming SIMD Extensions): 1999, 128 bits

• SSE2: 2000

• SSE3: 2004

• SSSE3: 2006


• SSE4.1: 2006

• SSE4.2

AVX (Advanced Vector Extensions): 2011, 256 bits

• AVX2: 2013

• AVX-512: 2016







Intel® Intrinsics Guide

• https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html

intel.	PRODUCTS	SUPPORT	SOLUTIONS	DEVELOPERS	PARTNERS	8	USA (ENGLISH)	Q Search Intel.com
Intel® Intri	nsics Guide							
Inte	el® Intrir	nsics G	Guide					
Updated								
08/10/2	022 3.6.3							

Ilisti uction Set	
□ммх	Q Search Intel Intrinsics
□SSE	
□ SSE2	void _mm_2intersect_epi32 (m128i a,m128i b,mmask8* k1,mmask8* k2) vp2intersect
□ SSE3	void _mm256_2intersect_epi32 (_m256i a, _m256i b, _mmask8* k1, _mmask8* k2) vp2intersect
□ SSSE3	void mm512 2intersect epi32 (m512i a, m512i b, mmask16* k1, mmask16* vp2intersect
☐ SSE4.1	k2)
☐ SSE4.2	void mm_2intersect_epi64 (_m128i a, _m128i b, _mmask8* k1, _mmask8* k2) vp2intersect
□AVX	void mm256_2intersect_epi64 (_m256i a, _m256i b, _mmask8* k1, _mmask8* k2) vp2intersect
□ AVX2	void mm512 2intersect epi64 (m512i a, m512i b, mmask8* k1, mmask8* k2) vp2intersecto
□FMA	m512i mm512 4dpwssd epi32 (m512i src, m512i a0, m512i a1, m512i a2, vp4dpwssd
☐ AVX_VNNI	
☐ AVX-512	
□KNC	a1, m512i a2, m512i a3, m128i * b)
□AMX	
SVML	a1,m512i a2,m512i a3,m128i * b)
☐ Other	m512i _mm512_4dpwssds_epi32 (m512i src,m512i a0,m512i a1,m512i a2,vp4dpwssds
	m512i a3,m128i * b)
Categories Application-Targeted	m512i _mm512_mask_4dpwssds_epi32 (m512i src,mmask16 k,m512i a0,m512i vp4dpwssds
Arithmetic	a1, _m512i a2, _m512i a3, _m128i * b)





Load data from memory to registers

```
m256i mm256 load epi32 (void const* mem addr)
Synopsis
  m256i mm256 load epi32 (void const* mem addr)
 #include <immintrin.h>
 Instruction: vmovdga32 ymm, m256
CPUID Flags: AVX512F + AVX512VL
Description
 Load 256-bits (composed of 8 packed 32-bit integers) from memory into dst. mem addr must be aligned on a 32-byte boundary
 or a general-protection exception may be generated.
Operation
                                                                                  float *p = \dots;
dst[255:0] := MEM[mem addr+255:mem addr]
dst[MAX:256] := 0
                                                                                   __m256 a;
Latency and Throughput
                                                                                  a = _mm256_load_ps(p);
 Architecture
             Latency Throughput (CPI)
 Icelake Intel Core
                         0.5
 Icelake Xeon
                7
                        0.56
 Skylake
                         0.5
m256i mm256 load epi64 (void const* mem addr)
m256d mm256 load pd (double const * mem addr)
m256h mm256 load ph (void const* mem addr)
m256 mm256 load ps (float const * mem addr)
 m256i mm256 load si256 ( m256i const * mem addr)
```





Add operation

```
__m128 _mm_add_ps (__m128 a, __m128 b)

_m256 _mm256_add_ps (__m256 a, __m256 b)

Synopsis

__m256 _mm256_add_ps (__m256 a, __m256 b)
#include <immintrin.h>
Instruction: vaddps ymm, ymm, ymm
CPUID Flags: AVX
```

Description

Add packed single-precision (32-bit) floating-point elements in a and b, and store the results in dst.

Operation

Latency and Throughput

Architecture	Latency	Throughput (CPI)
Alderlake	2	0.5
Icelake Intel Core	4	0.5
Icelake Xeon	4	0.5
Skylake	4	0.5

```
__m256 a, b, c;

a = _mm256_load_ps(p1 + i);

b = _mm256_load_ps(p2 + i);

c = _mm256_add_ps(a, b);
```



Store data from registers to memory

```
Synopsis
 #include <immintrin.h>
 Instruction: movaps m128, xmm
 CPUID Flags: SSE
Description
 Store 128-bits (composed of 4 packed single-precision (32-bit) floating-point elements) from a into memory. mem addr must be
 aligned on a 16-byte boundary or a general-protection exception may be generated.
Operation
                                                            _m256 c;
 MEM[mem addr+127:mem addr] := a[127:0]
                                                         float * p = \dots;
Latency and Throughput
                                                         _mm256_store_ps(p, c);
 Architecture Latency Throughput (CPI)
 Alderlake
                0.5
 Skylake
```



```
void _mm256_store_ps (float * mem_addr, __m256 a)
void _mm_store_ps1 (float* mem_addr, __m128 a)
void _mm_store_sd (double* mem_addr, __m128d a)
void _mm store si128 ( m128i* mem addr, __m128i a)
mov
```





ARM Neon Intrinsics



SIMD@ARM


- Neon: 64 bits and 128 bits
- Helium (or MVE): More instructions
- SVE (Scalable Vector Extension): 128 bits to 2048 bits
- SVE2





ARM Intrinsics

https://developer.arm.com/architectures/instruction-sets/intrinsics/







Load data from memory to registers

	SIMD ISA	Return Type	Name	Arguments I			
* 2	Neon	int8x16_t	vld1q_s8	(int8_t const * ptr)			
* 🗷	Neon	int16x8_t	vld1q_s16	(int16_t const * ptr) l			
* 🗷	Neon	int32x4_t	vld1q_s32	(int32_t const * ptr) l			
* 🗷	Neon	int64x2_t	vld1q_s64	(int64_t const * ptr) l			
* 2	Neon	uint8x16_t	vld1q_u8	(uint8_t const * ptr) l			
* 2	Neon	uint16x8_t	vld1q_u16	(uint16_t const * ptr) l			
* 2	Neon	uint32x4_t	vld1q_u32	(uint32_t const * ptr) l			
* 2	Neon	uint64x2_t	vld1q_u64	(uint64_t const * ptr) l			
* 2	Neon	poly64x2_t	vld1q_p64	(poly64_t const * ptr) l			
* 2	Neon	float16x8_t	vldlq_f16	(float16_t const * l			
* 🗷	Neon	float32x4_t	vldlq_f32	(float32_t const * l			
* 2		Load multiple single-element structures to one, two, three, or four registers. This					
* 🗷	instruction loads multiple single-element structures from memory and writes the result to one, two, three, or four SIMD&FP registers.						





Add operation

* 2	Neon	uint8x16_t	vaddq_u8	(uint8x16_t a, uint8x16_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	uint16x8_t	vaddq_u16	(uint16x8_t a, uint16x8_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	uint32x4_t	vaddq_u32	(uint32x4_t a, uint32x4_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	uint64x2_t	vaddq_u64	(uint64x2_t a, uint64x2_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	float32x4_t	vaddq_f32	(float32x4_t a, float32x4_t b)	Vector arithmetic / Add / Addition
Descript	tion		vector elements in the result into a vector, a	vector). This instruction ne two source SIMD&FP and writes the vector to all the values in this instr	registers, writes the the destination
Results			Vd.4S → result		
	insic compile		FADD Vd.4s,Vn.4	S,Vm.4S	
Argume	nt Preparatio	on	a → register: \ b → register: \		
Archited	ctures		v7, A32, A64		





Store data from registers to memory

* 🗷	Neon	void	vst1q_u8	<pre>(uint8_t * ptr, uint8x16_t val)</pre>	Store / Stride		
* 🗷	Neon	void	vstlq_u16	<pre>(uint16_t * ptr, uint16x8_t val)</pre>	Store/Stride		
* 🗷	Neon	void	vst1q_u32	<pre>(uint32_t * ptr, uint32x4_t val)</pre>	Store/Stride		
* 2	Neon	void	vstlq_u64	<pre>(uint64_t * ptr, uint64x2_t val)</pre>	Store/Stride		
* 2	Neon	void	vstlq_p64	(poly64_t * ptr, poly64x2_t val)	Store/Stride		
* 2	Neon	void	vstlq_f16	(float16_t * ptr, float16x8_t val)	Store/Stride		
* 🗹	Neon	void	vstlq_f32	(float32_t * ptr, float32x4_t val)	Store/Stride		
Descri	ption		four registers. This	e-element structures from one instruction stores elements to SIMD&FP registers, without in ister is stored.	memory from one,		
Results			void → result	void → result			
This intrinsic compiles to the following instructions:			ST1 {Vt.4S},[Xn	ST1 {Vt.4S},[Xn]			
Argument Preparation			_	ptr → register: Xn val → register: Vt.4S			
A 1.11	octures		v7 A22 A64				





Exercise:

Write a program to add 2 float vectors whose size should be more than 1M. You can initialize the two vectors with values like 0.f, 1.f, 2.f, ...

- Use pure C source code and SIMD (AVX2 or NEON) separately, and compare their speeds
- Use OpenMP to speed up the addition. Can you get the correct result?

