

VES019 FPGA User Guide

2020_08_20





VES019 in DE1 FPGA Platform



Interface Connection to FPGA Platform

- ◆ I2C Interface
 - ➤ GPIO 1 D21:SCL
 - ➤ GPIO 1 D20:SDA
- ◆ Video Bus
 - ➤ GPIO 1 D24: VSYNC
 - ➤ GPIO 1 D23: HSYNC
 - ➤ GPIO 1 D25: PCLK
- ◆ SPI Interface
 - ➤ GPIO 0 D5 : SPI SCK
 - > GPIO_0_D1 : SPI_CS
 - ➤ GPIO_0_D4 : SPI_MOSI





P.S I2C需外掛500歐姆提升電阻 (3.3v)

設定參數建議(1/3)

ightharpoonup PCLK = 0.5Khz

- ightharpoonup Sys ck = 1Mhz -> I2C ID=0x40 , I2C Addr=20, data=70
- > PCLK = 0.5Khz -> I2C_ID=0x40, I2C_Addr=18, data= Reg_DigNp[7:0]

I2C_ID=0x40, I2C_Addr=19, data= Reg_DigNp[11:8]

 $Reg_DigNp = 1998$

> SPI_SCK = 9khz -> I2C_ID=0x40, I2C_Addr=21, data=111

P.S 只有當 $wp_code[7:0] = 0x5A$ 時,其它暫存器才可寫入

詳細參考"Register Table"

Register Table: "VES019 register 客人.xls"

設定參數建議(2/3)

♦ PCLK = 15Khz

```
> Sys_ck = 17.5Mhz -> I2C_ID=0x40 , I2C_Addr=20, data=4
```

Reg DigNp =
$$1170$$

> SPI_SCK = 270khz -> I2C_ID=0x40, I2C_Addr=21, data=65

Register Table: "VES019_register_for_customer.xls"

8/24/2020 5

設定參數建議(3/3)

ightharpoonup PCLK = 150Khz

```
> Sys_ck = 35Mhz ->I2C_ID=0x40 , I2C_Addr=20, data=2
```


$$Reg_DigNp = 234$$

 \rightarrow SPI_SCK = 2.7Mhz ->I2C_ID=0x40, I2C_Addr=21, data=13

Register Table: "VES019_register_for_customer.xls"

資料輸出 (1/2)

◆ Disable ADC/Enable Analog out: Reg_T_ANA_EN='1'(細節參考Register Table)



P.S 此模式只是方便FPGA驗證,實際IC不會有"類比輸出"+"SPI輸出"

資料輸出 (2/2)

◆ Enable ADC/Disable Analog out : Reg_T_ANA_EN='0'

