Chisel

Chapter 2

Data types

```
1 Bits(8.W)
2 UInt(8.W)
3 SInt(10.W)
4 Bool()
```

Width

```
1 | n.W
2 | Bits(n.W)
```

Constants

Combinatorial circuits

for UInt, SInt and Bool:

```
1 | val and = a & b
2 | val or = a | b
3 | val xor = a \lambda b
4 | val not = \simesa a
5 | val add = a + b
6 | val sub = a - b
7 | val neg = -a
8 | val mul = a * b
9 | val div = a / b
10 | val mod = a % b
11 | val eq = a === b
12 | val neq = a =/= b
```

Operator	Description	Data types
* / %	multiplication, division, modulus	UInt, SInt
+ -	addition, subtraction	UInt, SInt
=== =/=	equal, not equal	UInt, SInt, returns Bool
> >= < <=	comparison	UInt, SInt, returns Bool
<< >>	shift left, shift right (sign extend on SInt)	UInt, SInt
~	NOT	UInt, SInt, Bool
& ^	AND, OR, XOR	UInt, SInt, Bool
!	logical NOT	Bool
&&	logical AND, OR	Bool

Bit extraction and concatenation

```
val sign = x(31)
val lowByte = largeWord(7, 0)
val word = highByte ## lowByte
val word = Cat(highByte, lowByte)
```

Scala expressions

if:

```
1 | val res = if(x > y) x-y else y-x
```

while:

```
while(flag) {
   println("hello")
}

do {
   println("hello")
} while(flag)
```

for:

```
1  for(i <- 1 to 5) {
2    println("hello")
3  }
4  for(i <- 1 until 6) {
5    println("hello")
6  }
7  val arr = Array(1, 2, 3, 4, 5)
8  for(i <- arr) {
9    println("hello")
10  }</pre>
```

Chisel expressions

when: (for hardware design)

Bundle

Similar to struct

```
1 class Channel() extends Bundle {
2   val data = UInt(32.W)
3   val valid = Bool()
4 }
```

Vec

Similar to arrays

```
1 | Vec(3, UInt(4.W))
```

Hardware

Wire: combinational logic

Reg: register (collection of D flip-flops)


Io: a connection of a module

```
1 // signal
2 val w = Wire(UInt())
3 w := a & b
4 val w1 = WireDefault(5.U(8.W))
6 | val ch = Wire(new Channel())
7 ch.data := 123.U
8 ch.valid := true.B
   val b = ch.valid
9
   val channel = ch
10
11
12 val v = Wire(Vec(3, UInt(4.W)))
13 v(0) := 1.U
14 v(1) := 3.U
15 v(2) := 5.U
16 val index = 1.U(2.W)
17
   val a = v(index)
18
19
   // register
```

```
20 | val reg = RegInit(0.U(8.W))
21
   reg := d
22
   val q = reg
23
   val nextReg = RegNext(d) // connected to input d
24
25
   val bothReg = RegNext(d, 0.U) // connected to input d and reset to 0
26
27
   val regvec = Reg(Vec(3, UInt(8.W)))
   val dout = regVec(rdIdx)
28
29
   regVec(wrIdx) := din
30
31 val initReg = RegInit(VecInit(0.U(3.W), 1.U, 2.U))
   val resetVal = initReg(sel)
33 initReg(0) := d
34 initReg(1) := e
35 initReg(2) := f
```

Multiplexer

```
1 | val result = Mux(sel, a, b)
```



Counting

```
1 val cntReg = RegInit(0.U(8.W))
2 cntReg := Mux(cntReg === 9.U, 0.U, cntReg + 1.U)
```