
(a) Memory placement
Max. BB+BCH cycles (×10³)
200
180
160
140
120
100
186.5
121.6
121.7
A1
RAM
B (failed)
Scratch Y
A2
RAM
(b) Modulation boundary
Sample (×10³ LSB)
7.5
5.0
2.5
0.0
−2.5
−5.0
−7.5
8PSK
SOF
PLS
QPSK
I
Q
0
20
40
60
80
100
Symbol position