
B4: 8-bit, PIO address, 1 chain/axis, 16 Msym/s
14-bit, SRAM address, 1 chain/axis, 16 Msym/s
B5: 14-bit, SRAM address, 2 chains/axis, 16 Msym/s
B2: 14-bit, PIO address, 1 chain/axis, 8 Msym/s
B6: 8-bit, PIO address, 2 chains/axis, 16 Msym/s
B4/B7: 8-bit, PIO address, 1 chain/axis, 8 Msym/s
B5: 8-bit, SRAM address, 2 chains/axis, 16 Msym/s
loop, with margin
loop, no margin
deadline
stall in 20 µs
always stalled
5/6 runs clean
rare stalls
12/12 clean
clean
12/12 clean
6
8
10
12
14
16
18
SYS cycles per table row per DMA chain