# The bus is part of the algorithm

A controlled SRAM experiment and a captured, continuous modulation change

## A Same-source A/B/A, 128 MHz




## B One FIR history across the 90-symbol PLHEADER




A: placement control requested 3 s; the shared-bank case is an explicitly failed diagnostic, not a qualified performance point. No error bars inferred.

B: 8 Msym/s, 2 SPS, 128 MHz; 60 s VCM run. 8,192 captured GPIO slots checked against an independent full-frame reference: 0 mismatches.

Input labels include FIR delay/transients. Sources: memory-placement/.../a1-ramlow,b-scratchy,a2-ramlow:4;vcm/.../soak-1:1 + capture-128000.txt. Full hashes: waveform_selection.json.