Submitted by: Riya Chordia

Entry No.: 2021EEN2024

# IEC LAB ASSIGNMENT PHYSICAL DESIGNING MOD-5 COUNTER (INNOVUS AND GENUS)

- All the steps have been performed and their resepective screenshots are attached in the report.
- Timing Reports (Setup and Hold time) are generated with zero violations.
- Power reports are being generated.
- DRC check, Geometry check and Connectivity check has been successfully done.
- Tcl and sdc files are shown in the report.
- Log files, command files, delays.sdf, counter.spef file and timing report obtained from genus have been added in the github folder.

## Path of the files:


/afs/iitd.ac.in/user/e/ee/een212024/Physical/Labassignment/counterpd/

## Verilog code: Counter.V

```
module counter(
out , // Output of the counter
clk // clock input
);
//----Output Ports-----
output [2:0] out;
//-----Input Ports-----
input clk;
//----Internal Variables-----
reg [2:0] out;
//----Code Starts Here-----
always @(posedge clk)
if (out<4)
begin
 out <= out + 1;
end
```

```
else
begin
out <= 2'b0;
end
endmodule
```

# SIMULATION(ISE)



**GENUS:** Tool used for synthesis stage(converting RTL to a gate-level-netlist)

Command to invoke the tools( file name:genuscmd1)
have been added in the github folder.

#### SDC & TCL FILES:

```
Counter_sdc.sdc

~/Physical/Labassignment/counterpd/synthesis

set sdc_version 1.7


set_units -capacitance 1000.0fF
set_units -time 1000.0ps

# Set the current design
current_design counter

create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [get_clocks "clk"]
set_clock_transition -fall 0.1 [get_clocks "clk"]
set_clock_uncertainity 0.1 [get_ports "clk"]
set_wire_load_mode "top"
```



## **Loading genus and Generating Schematic:**



#### **Netlist Generated:**

```
counter_netlist.v
   Open -
                                                                                                                Save
                                               ~/Physical/Labassignment/counterpd/typical
// Generated by Cadence Genus(TM) Synthesis Solution 19.12-s121 1
// Generated on: Oct 17 2021 09:49:55 IST (Oct 17 2021 04:19:55 UTC)
// Verification Directory fv/counter
module counter(out, clk);
  input clk;
  output [2:0] out;
  wire clk;
  wire [2:0] out;
  wire n_0, n_1, n_2, n_3, n_4;
  DFQZRM2RA \out_reg[1] (.CK (clk), .D (n_2), .RB (n_4), .Q (out[1]));
  MXB2M1RA g69(.A (out[2]), .B (n_4), .S (n_0), .Z (n_3));

MXB2M1RA g71(.A (n_1), .B (out[0]), .S (out[1]), .Z (n_2));


CKND2M2R g72(.A (out[0]), .B (out[1]), .Z (n_0));

DFZRM2RA \( out_reg[2] \) (.CK (clk), .D (n_3), .RB (n_4), .Q (out[2]),
         .QB (n \ 4);
  DFZRM2RA \out_reg[0] (.CK (clk), .D (n_4), .RB (n_1), .Q (out[0]),
         .QB (n_1));
endmodule
```


## Sdc file generated:

```
counter.sdc
  Open ▼
                                                                      Save
          \blacksquare
                                                                             \equiv
                             ~/Physical/Labassignment/counterpd/typical
# Created by Genus(TM) Synthesis Solution 19.12-s121_1 on Sun Oct 17 09:49:55 IST 2021
set sdc version 2.0
set units -capacitance 1000fF
set_units -time 1000ps
# Set the current design
current_design counter
create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
set_clock_transition 0.1 [get_clocks clk]
set_clock_gating_check -setup 0.0
set_wire_load_mode "top"
```

## **Generating Timing Reports (In genus):**




#### **Generating Power Report:**




#### **INNOVUS:**


# **Importing Design:**



## **Design Window:**




# Floorplanning the design:




## **POWER PLANNING:**

# **Adding Rings:**




## **Adding Stripes:**




# Creating power rails with special route:

```
globalNetConnect VDD -type pgpin -pin VDD -instanceBaseName *
globalNetConnect VSS -type pgpin -pin VSS -instanceBaseName *
```



# Placing standard cell and placement check:



## **Pre-CTS (Timing Analysis):**

## Set-up time:

timeDesign Summary

Setup views included: worst case

Setup mode	all	reg2reg	default
WNS (ns):	9.267	9.267	0.000
TNS (ns):	0.000	0.000	0.000
Violating Paths:	0	į 0	0
All Paths:	6	j 6	j 0

DRVs +-	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max cap	0 (0)	0.000	0 (0)
max tran	0 (0)	0.000	0 (0)
max fanout	0 (0)	j 0	0 (0)
max length	0 (0)	j 0	0 (0)

Density: 69.919%

Routing Overflow: 0.00% H and 0.00% V


------

Reported timing to dir timingReports


Total CPU time: 0.39 sec Total Real time: 0.0 sec

Total Memory Usage: 2017.617188 Mbytes

innovus 3>



#### **Hold time:**



```
        counter_preCTS_hold.slk

        # Format: clock timeReq clk(R) ->clk(R) 0.027 */0.099 */-0.027 out_reg[0]/RB 1
        instName/pinName out_reg[0]/RB 1
        # cycle(s) clk(R) ->clk(R) 0.028 */0.101 */-0.028 out_reg[1]/D 1

        clk(R)->clk(R) 0.025 */0.106 */-0.025 out_reg[2]/D 1
        1
        1

        clk(R)->clk(R) 0.025 */0.107 */-0.025 out_reg[1]/RB 1
        1
        1

        clk(R)->clk(R) 0.024 */0.109 */-0.024 out_reg[2]/RB 1
        1
        1

        clk(R)->clk(R) 0.024 */0.109 */-0.024 out_reg[0]/D 1
        1
        1
```


## **Clock Tree synthesis and Nano-routing:**

#### **Commands used:**

```
create_ccopt_clock_tree_spec
ccopt_design
```

## **Post-CTS (Timing Report)**

## **Setup time:**




 counter\_postCTS.slk


 # Format: clock timeReq clk(R) ->clk(R) 9.814 9.284/\* 0.186/\* out\_reg[2]/D 1 clk(R) ->clk(R) 9.758 9.308/\* 0.242/\* out\_reg[1]/D 1 clk(R) ->clk(R) 9.754 9.337/\* 0.246/\* out\_reg[1]/RB 1 clk(R) ->clk(R) 9.817 9.400/\* 0.183/\* out\_reg[2]/RB 1 clk(R) ->clk(R) 9.823 9.406/\* 0.177/\* out\_reg[0]/D 1 clk(R) ->clk(R) 9.835 9.447/\* 0.165/\* out\_reg[0]/RB 1

#### **Hold time:**

```
timeDesign Summary
Hold views included:
best case
  -----
   Hold mode | all | reg2reg | default |
        WNS (ns): | 0.096 | 0.096 | 0.000
        TNS (ns): | 0.000 | 0.000 | 0.000
   Violating Paths: 0
All Paths: 6
                        0
                                0
                         6
   Density: 69.919%
Routing Overflow: 0.00% H and 0.00% V
-----
Reported timing to dir timingReports
Total CPU time: 0.98 sec
Total Real time: 1.0 sec
Total Memory Usage: 2042.695312 Mbytes
innovus 5>
```



# **Final Layout Generated:**



## **Physical Verification:**

#### **DRC Check:**

```
*** Starting Verify DRC (MEM: 2042.7) ***

VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
VERIFY DRC ..... Creating Sub-Areas
VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 17.400 14.600} 1 of 1
VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.

Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:00.0 ELAPSED TIME: 0.00 MEM: 0.0M) ***
```

#### **Geometry Check:**

```
VERIFY GEOMETRY ...... Starting Verification
 VERIFY GEOMETRY ..... Initializing
 VERIFY GEOMETRY ..... Deleting Existing Violations
 VERIFY GEOMETRY ..... Creating Sub-Areas
                 ..... bin size: 2880
 VERIFY GEOMETRY ..... SubArea : 1 of 1
                                 : 0 Viols.
 VERIFY GEOMETRY ..... Cells
 VERIFY GEOMETRY ..... SameNet
                                      : 0 Viols.
 VERIFY GEOMETRY ..... Wiring : 0 Viols. VERIFY GEOMETRY ..... Antenna : 0 Viols.
 VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
 Cells : 0
             : 0
 SameNet
 Wiring
             : 0
 Antenna
 Short
            : 0
 Overlap
End Summary
 Verification Complete: 0 Viols. 0 Wrngs.
********End: VERIFY GEOMETRY******
*** verify geometry (CPU: 0:00:00.4 MEM: 106.6M)
innovus 5>
```

## **Connectivity Check:**

innovus 5>

```
VERIFY_CONNECTIVITY use new engine.
****** Start: VERIFY CONNECTIVITY ******
Start Time: Sun Oct 17 10:26:40 2021
Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (17.4000, 14.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Begin Summary
 Found no problems or warnings.
End Summary
End Time: Sun Oct 17 10:26:40 2021
Time Elapsed: 0:00:00.0
****** End: VERIFY CONNECTIVITY ******
 Verification Complete: 0 Viols. 0 Wrngs.
  (CPU Time: 0:00:00.0 MEM: 0.000M)
```