

United International University Department of CSE CSE 313: Computer Architecture Midterm Examination Spring 2022

Time: 1 hour and 45 minutes

Full Marks: 30

[Any examinee found adopting unfair means will be expelled from the trimester / program as per UIU disciplinary rules.]

[N.B.: Answer all the questions. Assume any data if it is not mentioned explicitly.]

1. a) For the same program, two different compilers are used. The table below shows the execution time of the two different compiled programs. [4]

	Comp	oiler A	Comp	piler B
	Number of instructions	Execution Time	Number of instructions	Execution Time
Program 1	1x109	1s	1.2x10 ⁹	1.4s
Program 2	1x10°	0.8s	1.2x10 ⁹	0.7s

- i) Find the average CPI for each program given that the processor has a clock cycle time of Ins.
- ii) Use the average CPIs found in part (i), but that the compiled programs run on two different processors. If the execution times on the two processors are the same (5s), how much faster is the clock of the processor running compiler A's code versus the clock of the processor running compiler B's code?
- b) Suppose, there are three classes of instructions A, B, C in a particular instruction set architecture with CPIs 1.2, 2 and 2.5 respectively. The number of instructions from each class in two separate programs are as follows:

Programs	regis e e	Instruction class	ses
land Dagis orang no isl	Α	В	С
P1	40	10	16
P2	12	13	40

If the clock frequency is 2GHz, then what is the total execution time for P1? If the total time for P1 is 100 ns, then find out the improvement factor to make it two times faster.

- c) What is the power wall? Explain how the introduction of multi core processors has overcome power limitation.
- Consider the following C function that calculates the sum of an array, arr, from index low to index high. Given that the base address of arr is contained in register \$s0, the variable i and sum is contained in register \$s1 and \$s2 respectively, and the starting MIPS assembly instruction address is 1000.

```
int func(int low , int high)
{
   int sum = 0,i;
   for(i = low ; i < high ; i++)
   {
      sum = sum + arr[i];
   }
  return sum;</pre>
```

- a) Convert the code to the corresponding MIPS assembly instructions [6]
- b) Convert the first 15 lines of your assembly instructions to corresponding [5] machine code. No need to convert it to binary.
- c) A processor architect makes the following claim "The maximum array size that MIPS can handle is 32, as there are only 32 possible registers in MIPS to hold data." Briefly describe how arrays are stored in MIPS. In your answer, include the instructions that are used to access arrays. Based on this, explain if the architect's claim is correct. Also, find out the maximum array index size we can have in the MIPS architecture.
- 3. a) Assuming 4 bit architecture and using the division algorithm show each step of the division of 13 by 6.
 - b) Optimized multiplication is better than the normal multiplication algorithm. [2] Why? Explain.

[2]

MIPS Machine Codes

Instruction	Opcode	Function Code
add	0	32
sub	0	34
lw	35	
sw	43	BLAND.
and	0	36
or	0	37
nor	0	39
andi	12	
ori	13	
sll	0	0
srl	0	2
beq	4	
bne	5	
slt	0	42
j	2	
jr	0	8
jal_	3	Service of the service of
addi	8	

MIPS Registers

Name	Register Number
\$zero	0
Sat	
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$10-\$17	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
Sk0-Sk1	26-27
- \$gp	28
Ssp	29
\$fp	30
Sra	. 31



United International University

Name	A				
ID [c				Invigrator's Signature with date
Course Code	CSE 3313	Course Title	Computer	Architecture	Section
Semester / Tr	imester · Spri	ing / Summer /	200		

Semester / Trimester : Spring / Summer / Fall, 20 2 | 2 |

Name of Exam: Mid-term 1 / Mid-term 2 / Final

Date of Examination: 2nd April, Sahurday /2022

Question	Marks
01	
02	
03	
04	
05	ME FER CE
06	
07	
08	
09	hagianaken di
10	
11	
12	178
13	A = 15
14	470
15	Tall!
Total	06

Rules

- Any examinee found adopting unfair means will be expelled from the Trimester / Program as per UIU Disciplinary Rules.
- Unauthorized possession / use of a calculator, digital diary, mobile phone and other electronic data storage devices are strictly prohibited inside the examination hall.
- No examinee is allowed to go outside the examination hall before completing the examination. Invigilator can give permission in an exceptional / emergency case.
- Student must write down ID No. on the additional answer script(s), if any; and attach additional answer script(s) with the main script within the duration of examination. Make sure that the additional answer script(s) is/ are signed by the invigilator.
- 山 An examinee must hand over the answer script and unused additional answer sheet (s) if any, to the invigilator before leaving the examination hall.
- An examinee should not leave the examination hall until all answer scripts are collected and the invigilator asks him/her to leave the examination hall.

Signature of the Examiner

1. a) Fox Compilar A

i) For Program 1

Number of cycles in
$$A = \frac{1}{1\times10^{-949}} = 10^9$$

Number of cycles in
$$B = \frac{1.4}{1 \times 10^{-9}} = 1.4 \times 10^{9}$$

Average CPI =
$$\frac{\text{Total number of cycles}}{\text{Total number of instructions}}$$

= $\frac{10^9 + 1.4 \times 10^9}{1 \times 10^9 + 1.2 \times 10^9}$
= $\frac{2.4 \times 10^9}{3.2 \times 10^9} = \boxed{1.09}$

Number of cycles in
$$A = \frac{0.8}{1 \times 10^{-9}} = 8 \times 10^8$$

Number of cycles in
$$B = \frac{0.7}{1\times10^{-9}} = 7\times10^8$$

Average CPI =
$$\frac{\text{Total number of cycles}}{\text{Total number of instructions}}$$

 $8 \times 10^8 + 7 \times 10^8$

$$= \frac{8 \times 10^8 + 7 \times 10^8}{1 \times 10^9 + 1.2 \times 10^9}$$

$$= \frac{15 \times 10^9}{2.2 \times 10^9} = 0.68$$



ii) Clock Rate =
$$\frac{CPI_A \times IC_A}{CPU \text{ Time}_A} = \frac{1.09 \times 1 \times 109}{5} = 218 \text{ MHz}$$

Clock Rate_B =
$$\frac{\text{CPI}_{B} \times \text{IC}_{B}}{\text{CPU Time}_{B}} = \frac{1.09 \times 1.2 \times 10^{9}}{5} = \frac{2616}{5} 261.6 \text{ MHz}$$





1. b) CPU Time P1

Average CP] P1 =
$$\frac{(1.2 \times 40) + (2 \times 10) + (2.5 \times 16)}{66} = \frac{18}{11}$$

CPU Time P1 = $\frac{\text{Average CP]}_{\text{P1}} \times \text{JC P1}}{\text{Clock Rake P2}} = \frac{\frac{18}{11} \times 66}{2 \times 10^{9}} = \frac{5.4 \times 10^{-8}}{5.4 \times 10^{-8}}$

The approved improvement factor = $\frac{\text{Toriginal}}{\text{Timproved}}$

Timproved = $\frac{100 \times 10^{-9}}{\text{Timproved}}$

Timproved = $\frac{\text{Toriginal}}{\text{Timproved}}$

Timproved = $\frac{\text{Toriginal}}{\text{Timproved}}$

50×10-9= 5.4×10-8 + (100×10-9-5.4×10-8)

Improvement Factor, n = 13.5

e) Ideally, we would like to increase frequency and while keeping the power low.

P = This is done by increasing the frequency and decreasing voltage, as

P = QV²f. So, heat energy production is kept low as power is low.

But we get to a point where reducing the voltage is no longer viable. The But we get to a point where reducing the voltage is no longer viable. The processor would start behaving inefficiently if he reduced the voltage any processor would start behaving inefficiently if he reduced the frequency turther. At that point, there is no way to increase the frequency without increasing the power. This is known as the power wall, which is a constraint in uniprocessors.

With the introduction of multi core processors, which are multiple processors on the same chip, the frequency can be increased further, as the processors divide the same chip, the frequency can be increased further, as the processors divide the task among themselves and solve the carry out the computations individually, before accumulating everything before to show produce the output. This is known as instruction—level parallelism. Each individual processor has low power but altogether, they have high frequency.

```
Assembly Code
     2. a)
                addi $50, $50, -12
         Func:
  1000
               = sw ($50, 8 ($5p)
sw $51, 4 ($5p)
  1004
  1008
                    352, 0 ($5p)
  1012
                                         # Sum=0
                      $52, $zero, $ zero
  1016
               addi
                     951, $00, $zero
  1020
               add
                                                    ichiak, else $10=0
                                        #15+0=1 1
                     $10, $51, $01
               sit
         Loop:
   1024
                     $10, $zero, Break # broak if $10=0
               beg
   1028
                                        # $11 = ix4 = offset address
                     $11, $51, 2
               5.U
   1032
                                        # $11 = base + offset = exact address
                     $11, $50, $11
               add
    1036
                     $12, 0($11)
               Jw
    1040
                                           sum = sum + arr[i]
                      $52, $52, $t2 \#
               add
    1044
                                            1+4
                addi $51,$51,1
     1048
                    Loop (1024 )
    1056 Break: add $v0,$52,$ zero
    1052
                1 w $52, 0($sp)
1060 Break:
                      $$1, 4($$P)
1064 t<del>060</del>
                  lw
                      $50, 8 ($5p)
1068 1064
                 addi $sp, $sp, 12
10721068
                 jr $ra
1076 1072
```

op	rs	T. FF.	rd	shamt	funct	C or A	21 W. S. J.
8		29	9.11	P FOR THE	170 300	-12	
	29	16		À		4 8 mg	ab : g
43	29	17	700	-21	1	9	
43	29	18		×	32	The second second	1-1
0	0	O .	18		32		Para
0	4	0	17	×	42	Mira Hardes P. Adv	W.
0	17	5	_8	-	Paris Mari	264	10
4	0	8		2.4927	0	- granded ducto	Maria and
0	X	17	9	2	32		. 400
0	16	9	9	X	8036	of the ta	T
35	910	10	- 44	0	20	0	2, 3,4/ 43
0	18	10	18	X	32	- July and the state of	0
-ă	17	17		Y		0.5	
2	,					256	San ori A
0	18	0 335	2	У	32		
35	29	18		10,3	0 FG 530	0	A right with
	1	8.191	13/1/10	* 1		-	-l \ \ •
4.17	a sardine.	ROTAL A				12.10 Annar 66.14.	
				F. File	it was	Lar Jane	- V
141	*************************************	- 1					

2.c) In MIPS, when an array is declared, a base address is set for the array. We use 'sw' to store or store word to store data in the array. For example, sw \$51, 4(\$sp) stores the value in register \$51 to the 4=1st index of the array represented by the base address set in the régister \$sp

We can also Joad word from the array to a register by using 'Iw'. For example, Iw \$51, 4(\$sp) for saves the value of the \$\frac{4}{4}=1st index of the array to the register \$\frac{5}{5}1.

The architect's claim is correct, since a single register can store has 32 bits.

Knocker Cecolico

Gushent: Occolico

Emundor: Occolico

Emundor: Occolico

Emundor: Occolico

Ponoci-dere Rem. - Divisor = Occoliot - Occolico =

Ponoci-dere Rem. - Divisor = Occoliot - Occolico =

Ponoci-dere Rem. - Divisor = Occoliot - Occolico =

Ponoci-dere Rem. - Divisor = Occoliot - Occolico =

Ponoci-dere Rem. - Divisor = Occolico =

Ponoci-dere Rem. - Div

Lienthin a legan of form of the season of th

C dought.

The normal of the production of the state of the place of the state of the place of the place of the place of the product of the place of the pla

3. a) 13 -> 1101 6 -> 0110

1101 + 0110

Iteration L

Divisor : 0110 0000

guotient: 0000

Remainder: 0000 1101

Remainder - Divisor = negative

(Remainder Unchanged)

Divisor: 00110000 (Rs)

gustient: 0000

Is i=57 → No.

Iteration 3

Divisor: 000 11000

gustient: 0000

Remainder: 00001101

Rem . - Divisor = negative

(Rem. unchanged)

Divisor: 00001100 (PS)

Quetient: 0000 (cs)

Is i=5? -> No.

Iteration 2

Divisor: 00110000

gustient: 0000

Remainder: 0000 1101

Remainder - Divisor = hegative

unchanged) (Remainder

Divisor: 00011000 (RS)

Quotient: 0000 (LS)

15 i=57→No.

Iteration 4

00001100 Divisor:

0000 Quotient:

Remainder: 0000 1101

Remainder = Rem. - Divisor = 00001101 - 00001100 = 00000001

Divisor: 00000110 (RS)

Quotient: 0001

Is i=570No.

Iteration 5

Divisor : 00000110

Quetient: 0001

Remainder: 0000000

Rem . - Divisor = negative

(Rem uncharged)

Divisor: 00000011

(PS)

Quotient: 0010

Is i=57 -> Yes

Done.

3. b) 1) In normal multiplication, 3 registers are used, Multiplicand, Multiplier and Product. But in ophimized multiplication, 2 registers are used, multiplicand and (The product register itself stored the multiplier as well as the pr

multiplication also uses the Multiplicand register with 2) Ophimized less than the 64 bits the normal multiplication 15