


Lesson 1: The Inefficiency of Pure Base & Bounds and the Core Concept of Segmentation

Slide Range: Slide 1 to Slide 5[cite: 4]

The Motivation: Why Pure Base & Bounds Fails (Slides 1–3)

In the previous chapter on Address Translation, we learned how the CPU uses a single **Base Register** and a single **Bounds Register** to relocate an entire process[cite: 3, 4].

Now, look at the reality of how a program actually uses its virtual address space[cite: 4]:



Under pure base and bounds, the entire 16 KB virtual address space **must be allocated contiguously** in physical RAM[cite: 3, 4].

- Look at that massive gap between the Heap (at 6 KB) and the Stack (at 14 KB)[cite: 4].
- That space is completely unmapped and unused by the application right now[cite: 4].
- **Yet, because the OS must allocate one single unbroken block of RAM, that empty 8 KB gap takes up real, physical RAM chips[cite: 4]!**

As noted directly on Slide 3:

1. That empty space wastes physical memory[cite: 4].
2. If your physical RAM only has 10 KB free, you cannot run this program—even though the program only actually consumes 2 KB (Code) + 2 KB (Heap) + 2 KB (Stack) = 6 KB of real data[cite: 4]!
3. This is severe **Internal Fragmentation**[cite: 4].

To fix this, the Memory Management Unit (MMU) evolved to support **Segmentation**[cite: 4].

What is Segmentation? (Slide 4)

Instead of treating the entire address space as one single giant contiguous chunk, the OS and hardware divide it into its logical components[cite: 4]:

Definition: A **segment** is simply a contiguous portion of the address space of a particular length[cite: 4].

An address space naturally splits into three logically distinct segments[cite: 4]:

- 1. **Code (Text)**[cite: 4]
- 2. **Heap**[cite: 4]
- 3. **Stack**[cite: 4]

The Architectural Shift:

Under pure base and bounds, the CPU had **one** base and bounds register pair per process[cite: 3]. Under **Segmentation**, the CPU gives us a **separate Base and Bounds register pair for EACH segment**[cite: 4]!

Segment Registers in the CPU MMU		
Segment	Physical Base	Size (Bounds)
Code	32 KB	2 KB
Heap	34 KB	2 KB
Stack	28 KB	2 KB

Because each segment has its own independent base register, **they do not need to be adjacent in physical RAM anymore**[cite: 4]!

Placing Segments in Physical Memory (Slide 5)

Look at what physical RAM looks like now[cite: 4]:

Physical Memory (64 KB Total)		
0 KB	+-----+ Operating System	
16 KB	+-----+ (not in use)	
28 KB	+-----+ Stack Segment (Process 1) - 2 KB	<--- Placed at 28 KB!
32 KB	+-----+ Code Segment (Process 1) - 2 KB	<--- Placed at 32 KB!
34 KB	+-----+ Heap Segment (Process 1) - 2 KB	<--- Placed at 34 KB!
36 KB	+-----+ (not in use)	
64 KB	+-----+	

Notice what just happened:


- The Stack is placed at physical address 28 KB [cite: 4].
- The Code is placed at physical address 32 KB [cite: 4].
- The Heap is placed at physical address 34 KB [cite: 4].
- **The giant 8 KB unused gap between Heap and Stack does NOT exist in physical RAM at all[cite: 4]!**
- We just saved physical memory, allowing other programs to use the gaps[cite: 4].

Code Sharing Across Processes (Handwritten Note on Slide 5)

Slide 5 poses a scenario:

- Suppose 1,024 terminal instances of bash are running[cite: 4]. They all run the exact same compiled machine code[cite: 4].
- Without segmentation, you would duplicate the Code segment 1,024 times in RAM, wasting megabytes of memory[cite: 4].
 - With segmentation, the OS places the Code segment **once** in physical RAM (e.g., at 32 KB), and points the Code base register of all 1,024 processes to that single shared physical location[cite: 4]!
 - Each process still gets its own private Heap and Stack segments elsewhere in RAM[cite: 4].

Let me know if this makes intuitive sense, and we will move to **Lesson 2 (Slides 6 to 10)** to look at the exact hardware math: how the CPU computes offsets, how the top 2 bits select the segment, and how hardware detects a Segmentation Fault[cite: 4]!



Lesson 2: Address Translation Math, Segment Selection Bits, and Segmentation Faults

Slide Range: Slide 6 to Slide 10[cite: 4]

The Shift in Translation: From $VA + \text{Base}$ to $\text{Offset} + \text{Base}$ (Slide 6 & 7)

In pure base and bounds, calculating a physical address was a simple addition[cite: 4]:

$$\text{Physical Address} = \text{Virtual Address} + \text{Base}$$

Under **Segmentation**, this simple formula breaks down[cite: 4]. Why[cite: 4]? Because each segment is placed in physical RAM independently, and each segment starts at a different virtual offset within the address space[cite: 4].

The updated translation formula is[cite: 4]: $\text{Physical Address} = \text{Offset} + \text{Base}$

- **Base:** The starting physical address of the specific segment in RAM[cite: 4].
 - **Offset:** How many bytes into that specific segment the access is targeting[cite: 4].
-

Case 1: Translating Code Segment Addresses (Slide 6)

Let's trace an instruction fetch at **Virtual Address 100**[cite: 4]:

- **Segment Table:**
 - Code Segment: Base = 32 KB (32768 bytes), Size = 2 KB[cite: 4].
- **Finding the Offset:**

The Code Segment starts at virtual address 0 [cite: 4].

$$\text{Offset} = \text{Virtual Address} - \text{Segment Virtual Start} = 100 - 0 = 100 \text{ bytes [cite: 4]}$$
- **Calculating Physical Address:**
$$\text{Physical Address} = \text{Offset} + \text{Base} = 100 + 32 \text{ KB} = 100 + 32768 = 32868 \text{ [cite: 4]}$$

The hardware fetches the instruction directly from physical RAM address 32868 [cite: 4].

Case 2: Translating Heap Segment Addresses (Slide 7)

Now, consider a heap reference at **Virtual Address 4200**[cite: 4]:

- **Segment Table:**
 - Heap Segment: Base = 34 KB (34816 bytes), Size = 2 KB[cite: 4].

- In our example 16 KB address space, the Heap segment begins at virtual address 4 KB (4096 bytes)[cite: 4].

The Trap: What happens if you naively add $VA + \text{Base}$ [cite: 4]?

$4200 + 34 \text{ KB} = 4200 + 34816 = 39016$ (WRONG!)[cite: 4] Physical address 39016 points to an unallocated or invalid region past the heap[cite: 4]!

The Correct Hardware Calculation:

1. Compute Offset into the Heap:

$\text{Offset} = \text{Virtual Address} - \text{Heap Virtual Start} = 4200 - 4 \text{ KB} = 4200 - 4096 = 104 \text{ bytes}$ [cite: 4]

2. Compute Physical Address:

$\text{Physical Address} = \text{Offset} + \text{Heap Base} = 104 + 34 \text{ KB} = 104 + 34816 = 34920$ [cite: 4]

The hardware reads/writes data at physical RAM address 34920 [cite: 4].

What Triggers a Segmentation Fault? (Slide 8)

Suppose the program tries to access **Virtual Address 7 KB**[cite: 4]:


Address Space (Heap Region)		
4 KB	+-----+ Heap Segment (Size = 2 KB)	
6 KB	+-----+ <--- End of Heap (Base + Size)	
	(not in use)	
7 KB	Attempted Access! (ILLEGAL)	
8 KB	+-----+	

1. The virtual address falls into the heap region[cite: 4].
2. The hardware computes the offset[cite: 4]: $\text{Offset} = 7 \text{ KB} - 4 \text{ KB} = 3 \text{ KB}$ [cite: 4]
3. The hardware checks the bounds condition[cite: 4]: Is $\text{Offset} < \text{Heap Size (Bounds)}$ [cite: 4]? Is $3 \text{ KB} < 2 \text{ KB}$ [cite: 4]? **NO!**
4. The requested offset is out of bounds[cite: 4]!
5. The hardware immediately halts the instruction and raises a **Protection Fault Exception**[cite: 4].
6. The CPU switches to the kernel, which terminates the offending program and prints the familiar error: "**Segmentation Fault**"[cite: 4].

How Hardware Identifies the Segment: The Explicit Approach (Slide 9 & 10)

How does the hardware know whether an address belongs to Code, Heap, or Stack[cite: 4]?


In the **Explicit Approach**, the virtual address bits are partitioned directly into two distinct fields[cite: 4]:



- **Top 2 Bits (Bits 13 & 12):** Determine the **Segment ID**[cite: 4].
 - **00** → **Code Segment**[cite: 4]
 - **01** → **Heap Segment**[cite: 4]
 - **10** → **Stack Segment**[cite: 4]
 - **11** → **Unused / Reserved**[cite: 4]
- **Bottom 12 Bits (Bits 11 to 0):** Serve as the **Offset** ($2^{12} = 4096$ bytes, meaning each segment can be up to 4 KB in size)[cite: 4].

Walking Through Virtual Address 4200 (Slide 9):

Let's convert decimal **4200** to 14-bit binary[cite: 4]: $4200_{10} = 01000001101000_2$ [cite: 4]



The hardware looks at the top two bits (**01**), selects the Heap Base register, and adds the offset (**104**) without needing any subtraction[cite: 4]!

The MMU Hardware Translation Logic (Slide 10)

Slide 10 presents the hardware implementation pseudocode used by the MMU on every single memory cycle[cite: 4]:

```
c
// 1. Extract the top 2 bits using bitmask and shift
Segment = (VirtualAddress & SEG_MASK) >> SEG_SHIFT; //[cite: 4]

// 2. Extract the lower 12 bits for the offset
Offset = VirtualAddress & OFFSET_MASK; //[cite: 4]

// 3. Hardware Bounds Verification
if (Offset >= Bounds[Segment]) { //[cite: 4]
    RaiseException(PROTECTION_FAULT); //[cite: 4]
}
```

```

} else {
    // 4. Compute physical address and read/write physical RAM
    PhysAddr = Base[Segment] + Offset; //[cite: 4]
    Register = AccessMemory(PhysAddr); //[cite: 4]
}

```

- **Hardware Constants:**

- `SEG_MASK = 0x3000` (`11000000000000` in binary)[cite: 4]
- `SEG_SHIFT = 12` (shifts the top 2 bits down to bit position 0)[cite: 4]
- `OFFSET_MASK = 0x0FFF` (`00111111111111` in binary)[cite: 4]


This operation is executed by hardware logic gates within a fraction of a clock cycle, keeping execution fast[cite: 3, 4].

Let me know if you are ready to proceed to **Lesson 3 (Slides 11 to 17)** to wrap up Chapter 16 by examining backward-growing stack segments, protection bits, external fragmentation, and compaction[cite: 4]!

2026-09-03 13:12:17

You 

next



Lesson 3: Backward-Growing Stacks, Protection Bits, and External Fragmentation

Slide Range: Slide 11 to Slide 17[cite: 4]

The Challenge of the Stack: Growing in Reverse (Slide 11)

In Lesson 2, we translated addresses for Code and Heap by adding a positive offset to the base register[cite: 4]: $\text{Physical Address} = \text{Base} + \text{Offset}$ [cite: 4]

This works because Code and Heap grow **forward** (in the positive direction, toward higher memory addresses)[cite: 4].

Now look at the **Stack**[cite: 4]:

- The stack starts at the top of memory and expands **backward / downward** toward lower numerical addresses as you push local variables and call frames[cite: 4]!

- If the hardware treats the stack like the heap and adds a positive offset, it would translate stack accesses in the wrong direction into unmapped or foreign memory[cite: 4].

Hardware Support: The "Grows Positive?" Bit

To accommodate reverse expansion, hardware designers add an extra 1-bit flag to each segment register pair[cite: 4]:

Segment Register (with Negative-Growth Support)			
Segment	Physical Base	Size (Bounds)	Grows Positive?
Code	32 KB	2 KB	1 (True)
Heap	34 KB	2 KB	1 (True)
Stack	28 KB	2 KB	0 (False)

How the Hardware Translates Negative-Growing Segments:

1. **Identify the Direction:** The hardware checks the **Grows Positive?** bit[cite: 4]. For the stack, this bit is **0** [cite: 4].
2. **Calculate Negative Offset:**
Instead of using the raw offset directly, the MMU subtracts the maximum possible segment size from the offset to compute a negative value: $\text{Negative Offset} = \text{Offset} - \text{Maximum Segment Size}$ (In our 14-bit virtual address example with 12 offset bits, maximum segment size is $2^{12} = 4 \text{ KB}$) [cite: 4].
3. **Bounds Checking:**
 $\text{Absolute Value of Negative Offset} \leq \text{Size (Bounds)}$
4. **Physical Address Calculation:**
The negative offset is added to the base (which points to the top byte of the allocated stack in physical RAM) [cite: 4]: $\text{Physical Address} = \text{Base} + \text{Negative Offset}$

Because the offset is negative, the physical address moves downward into the allocated 2 KB stack frame (between **26 KB** and **28 KB** in the Slide 11 physical RAM diagram) [cite: 4].

Memory Protection and Copy-on-Write (COW) (Slide 12)

Beyond relocation, segmentation introduces access control[cite: 4].

Not all memory segments should have the same privileges[cite: 4]:

- **Code:** Should be executable, but never writable (you don't want a program modifying its own instructions) [cite: 4].
- **Heap and Stack:** Must be readable and writable, but typically not executable[cite: 4].

The MMU adds **Protection Bits** to each segment register[cite: 4]:

Segment Register Values (with Protection Bits)				
Segment	Base	Size	Grows Positive?	Protection
Code	32 KB	2 KB	1	Read-Execute
Heap	34 KB	2 KB	1	Read-Write
Stack	28 KB	2 KB	0	Read-Write

If a program attempts to write into its Code segment, the MMU checks the protection flags, detects that the segment lacks **Write** permission, and raises a protection exception (terminating the process)[cite: 4].

Caching and the Memory Wall (Handwritten Note on Slide 12)

Slide 12 includes a note on access latency:

- Fetching from physical RAM takes ~ 100 ns[cite: 4].
- Running $x = x + 3$ took 5 memory accesses, equaling 5×100 ns = 500 ns[cite: 3, 4].
- Compared to CPU core speed, that latency is a major bottleneck[cite: 3, 4]. Hardware bridges this gap by caching active segment instructions in high-speed on-chip caches (L1, L2, L3)[cite: 4].

Copy-on-Write (COW) via `fork()` (Handwritten Note on Slide 12)

When a process executes `fork()` to create a child process:

- Duplicating the entire physical RAM footprint of the parent immediately would be slow and wasteful[cite: 4].
- Instead, the OS marks both the parent's and child's segments as **Read-Only** and points both sets of segment registers to the exact same physical locations[cite: 4].
- The child reads data directly from the parent's physical memory with zero copying overhead[cite: 4].
- The moment either the parent or the child attempts to perform a **write** operation, the MMU triggers a protection fault[cite: 4]!
- The OS catches the fault, allocates a fresh physical copy of that specific segment, grants write permission, and resumes execution[cite: 4]. This optimization is called **Copy-on-Write (COW)**[cite: 4].

Granularity: Coarse-Grained vs. Fine-Grained (Slide 13)

How many segments should a system have[cite: 4]?

- **Coarse-Grained Segmentation:**
The address space is split into a small handful of large, coarse segments (typically just 3 or 4:


Code, Heap, and Stack)[cite: 4]. The base/bounds registers fit directly inside the MMU register file[cite: 4].

- **Fine-Grained Segmentation:**
Early architectures allowed hundreds or thousands of tiny, variable-sized segments (e.g., dedicating a distinct segment to every single sub-routine or array)[cite: 4].
 - Because the CPU cannot store hundreds of base/bound pairs inside on-chip registers, these systems require an in-memory **Segment Table**[cite: 4].

The Fatal Flaw of Segmentation: External Fragmentation (Slides 14 & 15)

While segmentation eliminated the internal fragmentation of pure base and bounds, it introduced a new, severe problem[cite: 4]:

External Fragmentation: Free physical memory is chopped up into small, scattered holes between allocated segments, such that no single contiguous chunk is large enough to satisfy an incoming allocation request[cite: 4].



The Dilemma (Slide 14 & 15):

- Calculate total free space: $8\text{ KB} + 8\text{ KB} + 8\text{ KB} = 24\text{ KB}$ free memory in total[cite: 4]
- A new process arrives requesting a **20 KB segment**[cite: 4].
- Even though the system has 24 KB of free RAM, **the request fails and cannot be satisfied** because no single hole has 20 KB of contiguous space[cite: 4]!

The Expensive Solution: Compaction (Slide 15)

To satisfy the request, the OS must perform **Compaction**[cite: 4]:

Compacted Memory:

0 KB	+-----+	
	Operating System (8 KB)	
8 KB	+-----+	
	Process A Segment (8 KB)	
16 KB	+-----+	
	Process B Segment (8 KB)	(Segments shifted together)
24 KB	+-----+	
	Process C Segment (16 KB)	
40 KB	+-----+	
	(CONTINUOUS FREE BLOCK - 24 KB)	<--- Now the 20 KB request fits!
64 KB	+-----+	

- **Why Compaction Is Avoided:**

Compaction is resource-intensive[cite: 4]. The OS must stop running processes, copy megabytes of memory contents across the physical bus, update every process's base registers, and restart execution[cite: 4]. This creates noticeable latency pauses[cite: 4].

History and Why Modern x86 Dropped Segmentation (Slide 16 & 17)

Slide 16 recaps the history of segmentation[cite: 4]:

- Early commercial computers (Burroughs B5000, IBM AS/400) and early x86 chips (Intel 8086, 80286) relied heavily on segmentation[cite: 4].
- In 16-bit x86, programmers had to manage segmented pointers (CS , DS , SS , ES registers) [cite: 4].
- **Modern Reality:** Modern 64-bit architectures (x86-64) have largely phased out segmentation in 64-bit mode[cite: 4]!
- In 64-bit mode, the segment base registers (CS , DS , ES , SS) are forced by hardware to 0 [cite: 4].

Why? Because external fragmentation and variable-sized segment management are too costly and complex[cite: 4]. Modern computing moved to a cleaner, fixed-sized allocation model: **Paging**[cite: 4].

Chapter 16 Summary: The Path to Paging

Evolution of Memory Virtualization:

1. Base & Bounds:

- * Simple, fast hardware translation[cite: 3].
- * Fails: Severe Internal Fragmentation (giant unused hole between stack & heap took real RAM)[cite: 3, 4].

|

v

2. Segmentation:

- * Carves memory into logical segments (Code, Heap, Stack) with individual base/bounds [cite: 4].
- * Fails: Severe External Fragmentation (variable segment sizes chop RAM into unusable holes)[cite: 4].

|

v

3. Paging (Next Chapter!):

- * Chops memory into fixed-sized blocks (pages) so external fragmentation is eliminated entirely[cite: 4].

This completes all concepts, calculations, diagrams, and annotations for **Chapter 16:**

Segmentation[cite: 4].

Whenever you are ready, upload or name the next chapter (likely Chapter 18: Paging) and we will begin with Lesson 1!