

Analysis of VHDL Code, Test Bench and Output Waveform:

```
1  library IEEE;
2
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  use IEEE.NUMERIC_STD.ALL;
6
7
8
9  entity Car is
10
11      Port (
12
13          clk      : in STD_LOGIC;
14
15          reset    : in STD_LOGIC;
16
17          car_id   : in INTEGER;
18
19          from     : in INTEGER; -- 0: North, 1: South, 2: East, 3: West
20
21          Destination: in INTEGER; -- 0: North, 1: South, 2: East, 3: West
22
23          proximity : in INTEGER;
24
25          priority_car_id : out INTEGER;
26
27          allow_pass : out STD_LOGIC
28
29      );
30
31  end Car;
```

Fig.2 Snippet VHDL Code

Entity Declaration:

Defines the inputs and outputs for the Car entity.

- clk and reset are input signals for clock and reset.
- car_id, from, destination, proximity, and priority are all the inputs signals related to the car's attributes.
- allow is the output signal indicating whether the car is allowed to proceed or not.

```

34  architecture Behavioral of Car is
35
36      signal current_priority_car_id : INTEGER := -1;
37
38      signal current_proximity : INTEGER := 11; -- Higher than max proximity
39
40  begin
41
42      process(clk, reset)
43
44      begin
45
46          if reset = '1' then
47
48              current_priority_car_id <= -1;
49
50              current_proximity <= 11;
51
52              allow_pass <= '0';
53
54          elsif rising_edge(clk) then
55
56              -- Check and update priority car
57
58              if proximity < current_proximity then
59
60                  current_priority_car_id <= car_id;
61
62                  current_proximity <= proximity;
63
64              end if;

```

Fig.3 Snippet VHDL Code

Architecture Behavioral:

Contains the logic for controlling the allow signal based on the priority.

- If reset is active ('1'), allow is set to '0'.
- On the rising edge of the clock, if priority is greater than 5, allow is set to '1'; otherwise, it remains '0'.

```

68      -- Simulate car arrival
69      car_id <= 1;
70      from <= 0;  -- From NORTH
71      Destination <= 1;  -- To SOUTH
72      proximity <= 5;
73      wait for 20 ns;
74
75      car_id <= 2;
76      from <= 1;  -- From SOUTH
77      Destination <= 2;  -- To EAST
78      proximity <= 3;
79      wait for 20 ns;
80
81      car_id <= 3;
82      from <= 2;  -- From EAST
83      Destination <= 3;  -- To WEST
84      proximity <= 1;
85      wait for 20 ns;
86
87      car_id <= 4;
88      from <= 3;  -- From WEST
89      Destination <= 0;  -- To NORTH
90      proximity <= 7;
91      wait for 20 ns;
92

```

Fig.4 Snippet Test Bench Code

this part of the test bench code is describing how we simulating each car arriving to the intersection from different directions, so when each car is arriving from specific origin and heading to specific destination, with a predefined proximity value, the simulation involving setting the 'car_id 'and 'from 'and 'destination 'and 'proximity 'signals for every car and then waiting for 20 ns before moving to the next car, and this way will ensure us that the system is accurately processes cars arrival from different directions to different destinations and proximity values, and the wait periods is simulating the time intervals between the arrivals of successive car, and that is allowing for a thorough evaluation of the car system's response to dynamic car traffic, and car can cross the intersection with very less possibility of accidents.

Output Wave Form Analysis:




Fig.5 Output Waveform

The figure is describing the output waveform that shows the simulation results of the Car entity in VHDL and Test Bench.

- So as it is shown in the waveform it shows that the allow signal is correctly determined by the priority value of each car.
- The reset mechanism works as expected, setting allow to '0' initially.
- The CLK signal is responsible to drives the synchronous behaviour, that ensuring the changes will happen at the correct times.