
Offload advantage after instruction caching
32 outputs
64 outputs
128 outputs
Cache bypass
Cache enabled
CPU cycles / offload cycles
3.5
3.0
2.5
2.0
1.5
1.0
1
2
5
10
20
Backing-read latency L (cycles)