TOSHIBA MOS MEMORY PRODUCTS

2,048 WORD × 8 BIT STATIC RAM TMM2015BP-90, TMM2015BP-12 SILICON MONOLITHIC N-CHANNEL SILICON GATE MOS PROCESS TMM2015BP-10, TMM2015BP-15

DESCRIPTION

The TMM2015BP is a 16, 384 bits high speed and low power static random access memory organized as 2, 048 words by 8 bits and operates from a single 5V supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 90ns/100ns/120ns/150ns and maximum operating current of 50mA. When CS is a logical high, the device

is placed in a low power standby mode in which maximum standby current is 5mA. Thus the TMM2015BP is most suitable for use in microcomputer peripheral memory where the low power applications are required. The TMM2015BP is fabricated with ion implanted N channel silicon gate MOS technology for high performance and high reliability

FEATURES

Access Time and Current

Par	ameter	Access	Operating	Standby
Part	}	Time	Current	Current
Number		(Max.)	(Max.)	(Max.)
TMM2015BP-90		90ns	50mA	5mA
TMM2015BP-10		100ns	50mA	5mA
TMM2015BP-12		120ns	50mA	5mA
TMM2015	3P-15	150ns	50mA	5mA

High Density Assembly Capability
 0.3 inch width package (24pin plastic DIP)

Single 5V power Supply

• Fully Static Operation

Power Down Feature: CS

• Output Buffer Control: OE

Three State Outputs

• All Inputs and Outputs: Directly TTL Compatible

• Inputs Protected: All inputs have protection

against static charge.


PIN CONNENCTION

	_	¬ ,-	
A7 🗖	1		24 b V _{CC}
A6 🗖	2		23 🗖 A8
A5 🗖	3		22 A9
A4 🗖	4	_	21 🗖 WE
A3 🗖	5	MS.	20 🗖 ŌĒ
A2 🗖	6	 >	19 月 A10
Al 🗆	7		18 🗖 CS
A0 🗖	8	(TOP	17 7 1/08
1/01 🗖	9	٥	16 1/07
1./02 🗖	10		15 1/06
1/03 🗖	11		14 1/05
GND	12		13 1/04

PIN NAMES

A ₀ ~A ₃	Column Address Inputs			
A ₄ ~A ₁₀	Row Address Inputs			
CS	Chip Select Input			
WE	Write Enable Input			
1/01~1/08	Data Input/Output			
ŌĒ	Output Enable Input			
Vcc	Power (5V)			
GND	Ground			

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT		
Vcc	Power Supply Voltage	-0.5~7.0			
Vin, Vout	Input/Output Voltage	-0.5*~7.0	V		
Topr	Operating Temperature	0~70	·c		
TstG	Storage Terperature	-55~150	·c		
TSOLDER	Soldering Temperature • Time	260 · 10	*C·sec		
PD	Power Dissipation(Ta = 70°C)	0.7	W		

^{*-3.0}V at Pulse width 50ns

D. C. RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
ViH	Input High Vovtage	2.0	_	Vcc+1.0	V
VIL	Input Low Voltage	-0.5**	_	0.8	V
Vcc	Power Supply Voltage	4.5	5.0	5.5	V

^{* * -3.0}V at Pulse width 50ns

D. C. CHARACTERISTICS (Ta= $0\sim70^{\circ}$ C, Vcc=5V $\pm10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
l _{IL}	Input Leakage Current	V _{IN} =0V~5.5V	-10		10	μА
Voн	Output High Voltage	I _{OUT} = -1.0mA	2.4	-	. –	٧
Vol	Output Low Voltage	I _{OUT} =4.0mA	_	_	0.4	V
lıo	Output Leakage Current	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}}, \ \text{V}_{\text{OUT}} = \text{OV} \sim 5.5 \text{V}$	-10	_	10	μΑ
I _{SBP}	Peak Power-on Current	CS=Vcc, Iout=OmA	_	_	10	mA
IsB	Standby Current	CS=V _{IH} , I _{OUT} =OmA	_		5	mA
Icc	Operating Current	CS=V _{IL} , I _{OUT} =OmA	_		50	mA

CAPACITANCE*** (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
Cin	Input Capacitance	V _{IN} =OV	5	pF
Соит	Output Capacitance	V _{OUT} =OV	10	pF

^{***} Note: This parameter is periodically sampled and is not 100% tested.

A. C. CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%)

Read Cycle

CVMPOL	SYMBOL PARAMETER		15BP-90	TMM20	15BP-10	TMM20	15BP-12	TMM20	15BP-15	UNIT
STIVIBUL	PARAIVIETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNII
trc	Read Cycle Time	90	_	100	_	120	-	150		
tacc	Address Access Time	_	90	_	100		120	_	150	
tco	Chip Select Access Time	_	90	_	100	_	120	_	150	
toE	Output Enable Time	_	35	_	35	_	50	_	55	
toн	Output Data Hold Time from Address Change	10	_	10	_	10	_	10	_	
tcLZ	CS to Output in Low-Z	15	_	15	_	15	_	15	_	ns
tcHz	CS to Output in High-Z	_	40	_	40		40	_	55	
toLz	OE to Output in Low-Z	5	_	5	_	5	_	5	_	
tonz	OE to Output in High-Z	_	35		35		35		50	
tρυ	Chip Selection to power Up Time	0	_	0	_	0	_	0	_	
tpp	Chip Deselection to Power Down Time		50	_	50	_	60	_	60	

Write Cycle


SYMBOL	PARAMETER	TMM20	15BP-90	TMM20	15BP-10	TMM20	15BP-12	TMM20	15BP-15	UNIT
STIVIBUL	PANAIVIETEN	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
twc	Write Cycle Time	90	_	100	_	120		150	_	
tcw	Chip Selection to End of Write	60	_	70	_	85	_	100	_	
tas	Address Set Up Time	20		20	i –	20	_	20	_	
twp	Write Pulse Width	55	_	65		80	_	100		ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	l
tos	Data Set Up Time	30	_	35	_	45	_	50	_	
tрн	Data Hold Time	0		0	_	0	_	0	_	•
twLz	WE to Output in Low-Z	5	_	5	_	5		5	_	
twnz	WE to Output in High-Z	_	25		30	_	35	_	50	

A. C. TEST CONDITIONS


Input Pulse Levels	0~3.5V
Input Rise and Fall Time	10ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL Gate & C _L =100pF

TIMING WAVEFORMS


• (A) READ CYCLE (1) (1)




• (B) READ CYCLE (2) (1), (2)



• (C) WRITE CYCLE (1) (3)



(D) WRITE CYCLE (2) (3)



NOTES:

- (1) The WE is high for read cycle.
 - Device is continuously selected, $\overline{CS} = V_{IL}$ in read cycle (1)
- (2) All addresses are valid perior to or simultaneously with \overline{CS} transitions.
- (3) A write occurs during the overlap of low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$.

The t_{CW} is specified as the time from the chip selection to end of write in write cycle, and the t_{WP} is specified as the overlap time of low \overline{CS} and low \overline{WE} .

- OE is allowed to be low or high level in write cycle.
- If the \overline{OE} is high, the output buffers remain in a high impedance state in this period.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with or latter to the $\overline{\text{WE}}$ low transition, the output buffers remain in a high impedance state in this period.
- (5) If the $\overline{\text{CS}}$ high transition occurs simultaneously with $\overline{\text{WE}}$ high transition, the output buffers remain in a high impedance state in this period.

These parameters are specified as follows and measured by using the load shown in Fig. 1.

- (A) tclz, tolz, twlz Output Enable Time
- (B) tchz, tohz, twhz Output Disable Time




Fig. 1 Output load condition for enable disable time measurement.

OUTLINE DRAWINGS

Unit: mm

R1.0

R1

NOTES: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.24 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Aug., 1985 Toshiba Corporation