

MB7114E-W

PROGRAMMABLE SCHOTTKY 1024-BIT READ ONLY MEMORY

SCHOTTKY 1024-BIT DEAP PROM (256 WORDS x 4 BITS)


The Fujitsu MB7114-W is high speed Schottky TTL electrically field programmable read only memory organized as 256 words by 4-bits. With three-state outputs on the MB7114-W memory expansion is simple.

The memory is fabricated with all logic "zeros" (positive logic). Logic level "ones" can be programmed by the highly reliable DEAP (Diffused Eutectic Aluminum Process) according to simple programming procedures.


The sophisticated passive isolation termed SVG (Shallow V-Groove) with thin epitaxial layer and Schottky TTL process permits minimal chip size and fast access time.

The extra test cells and unique testing methods provide enhanced correlation between programmed and unprogrammed circuits in order to perform AC, DC and programming test prior to shipment. This results in extremely high programmability.

- Single +5V supply voltage.
- Low current PNP inputs.
- Proven high programmability and reliability.
- Programming by DEAP (Diffused Eutectic Aluminum Process).
- Fast access time,
20 ns typ.
40 ns typ.
- TTL compatible inputs and outputs.
- 3-state outputs
- Two chip enables pins for simplified memory expansion.
- JEDEC approved pin out



CERAMIC PACKAGE
DIP-16C-C02



CERAMIC PACKAGE
LCC-20C-F02



ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V_{CC}	-0.5 to +7.0	V
Power Supply Voltage (during programming)	V_{CCP}	-0.5 to +7.5	V
Input Voltage	V_{IN}	-1.5 to +5.5	V
Input Voltage (during programming)	V_{IPRG}	22.5	V
Output Voltage (during programming)	V_{OPRG}	-0.5 to +22.5	V
Input Current	I_{IN}	-20	mA
Input Current (during programming)	I_{IPRG}	+270	mA
Output Current	I_{OUT}	+100	mA
Output Current (during programming)	I_{OPRG}	+150	mA
Storage Temperature	T_{STG}	-65 to +150	°C
Output Voltage	V_{OUT}	-0.5 to V_{CC}	V

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB7114E-W




MODE SELECTION

Mode	\overline{CE}	Output 01 ~ 08
READ	V_{IL}	D_{OUT}
CHIP-DISABLE	V_{IH}	Hz
WRITE	PV_{CE}	Hz

D_{OUT} : Memory answer
 Hz : High-impedance
 PV_{CE} : 20 V (See programming information)

Fig.1 – MB7114-W BLOCK DIAGRAM



CAPACITANCE ($f = 1\text{MHz}$, $V_{CC} = +5\text{V}$, $V_{IN} = +2\text{V}$, $T_A = 25^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Input Capacitance	C_i			10	pF
Output Capacitance	C_o			12	pF

GUARANTEED OPERATING RANGES

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.0	V
Input Low Voltage	V_{IL}	0		0.8	V
Input High Voltage	V_{IH}	2.0		5.5	V
Ambient Temperature	T_A	-55		125	°C

DC CHARACTERISTICS


(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	Min	Typ	Max	Unit
Input Leakage Current ($V_{IH} = 5.5V$)	I_R			40	μA
Input Load Current ($V_{IL} = 0.45V$)	I_F			-250	μA
Output Low Voltage ($I_{OL} = 16mA$)	V_{OL}			0.50	V
Output Leakage Current ($V_O = 2.4V$, chip disabled)	I_{OIH}			40	μA
Output Leakage Current ($V_O = 0.45V$, chip disabled)	I_{OIL}			-40	μA
Input Clamp Voltage ($I_{IN} = -18 mA$)	V_{IC}			-1.2	V
Power Supply Current ($V_{IN} = OPEN$ or GND)	I_{CC}		60*2	100	mA
Output High Voltage ($I_O = -2.4 mA$)	V_{OH}^{*1}	2.4			V
Output Short Circuit Current ($V_O = GND$)	I_{OS}^{*1}	-1.5		-60	mA

Notes: *1. Denotes guaranteed characteristics of the output high-level (ON) state when the chip is enabled ($V_{CE} = 0.4V$) and the programmed bit is addressed. These characteristics cannot be tested prior to programming, but are guaranteed by factor testing.

*2. This value denotes conditions at $T_A = 25^\circ C$ and $V_{CC} = +5.0V$.

Fig. 2 – AC TEST CONDITIONS

**INPUT CONDITIONS**

Amplitude 0V to 3V
 Rise and Fall Time 5 ns from 1V to 2V
 Frequency 1MHz


	MB7114-W		
	R ₁	R ₂	C _L
t _{AA}	300Ω	600Ω	30pF
t _{DIS}	300Ω	600Ω	30pF
t _{EN}	300Ω	600Ω	30pF

AC CHARACTERISTICS

(Full guaranteed operating conditions unless otherwise noted)

Parameter	Symbol	MB7114E-W		Unit
		Typ	Max	
Access Time (via address input)	t _{AA}	20	40	ns
Output Disable Time	t _{DIS}	15	25	ns
Output Enable Time	t _{EN}	15	25	ns

OPERATION TIMING DIAGRAM



Note: Output disable time is the time taken for the output to reach a high impedance state when some of chip enables are taken disable. Output enable time is the time taken for the output to become ac-

tive when the chip enables are taken enable. The high impedance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

INPUT/OUTPUT CIRCUIT INFORMATION

INPUT

In the input circuit, Schottky TTL circuit technology is used to achieve high-speed operation. A PNP transistor in the first stage of input circuit remarkably improves input high/low current characteristics. Also, the input circuit includes a protection diode for reliable operation.

THREE-STATE OUTPUT

A "three-state" output is a logic element which has three distinct output states of ZERO, ONE and OFF (wherein OFF represents a high impedance condition which can neither sink nor source current at a definable logic level.) Effectively, then, the device has all the desirable features of a totem-pole TTL output (e.g., greater noise immunity, good rise time, line driving capacity), plus the ability to connect to bus-organized systems.

In the case where two devices are on at the same time, the possibility exists that they may be in opposite low impedance states simultaneously; thus, the short circuit current from one enabled device may flow through the other enabled device. While physical damage under these conditions is unlikely, system noise problems could result. Therefore, the system designer should consider these factors to ensure that this condition does not exist.

Also in the output circuit, Schottky TTL circuit technology is used to achieve high-speed operation. Also, a PNP transistor provided in the output circuit is effective to decrease a load for the Chip Enable circuit.

Fig. 3 – MB7114-W INPUT






Fig. 4 – MB7114-W OUTPUT




TYPICAL CHARACTERISTICS CURVES


**Fig. 5 – I_{IN} INPUT CURRENT
vs. V_{IN} INPUT VOLTAGE**




**Fig. 6 – I_{OL} OUTPUT LOW CURRENT
vs. V_{OL} OUTPUT LOW VOLTAGE**






**Fig. 7 – I_{OH} OUTPUT HIGH CURRENT
vs. V_{OH} OUTPUT HIGH VOLTAGE**



**Fig. 8 – t_{AA} ACCESS TIME
vs. AMBIENT TEMPERATURE**



TYPICAL CHARACTERISTICS CURVES (Continued)



PROGRAMMING INFORMATION

FUJITSU PROM TECHNOLOGY

The Fujitsu MB7100 series is the junction-shorting Schottky PROM. A memory cell consists of a programmable element of a PN diode and a vertically connected PNP transistor. The current blocking state of the reverse diode is changed to the current conducting state of the shorted-junction diode by programming. The programming element of the PN diode uses the N⁺ and P⁺ diffusion layer, the PNP transistor uses a P⁺ diffusion layer, an N⁺ epitaxial layer, and a P⁻ substrate (Fig. 12).

Each word line island is divided by passive isolations named IOP (Isolation by Oxide and Poly-silicon), and each memory cell in the same island is divided by the passive isolation named SVG (Shallow V-Groove). The vertical structure of the junction-shorting memory cell makes a high packing density possible.

In programming, reverse current pulses are applied to the cathode of the PN diode. This increases the temperature at the junction. When the temperature reaches the point where the silicon and aluminum form a eutectic, the eutectic diffuses from the surface of the the metal-silicon contact region to the anode of the PN diode, and results in junction shorting. This program technique was therefore named "Diffused Eutectic Aluminum Process" (DEAP). Once the junction is shorted, the power dissipation at the junction decreases to less than one fifth, and the temperature decreases. This drop in temperature stops further diffusion of the eutectic, and protects the PNP transistor from destruction.

Fig. 12 – PROGRAMMED CELL (CROSS SECTION)





Fig. 13 – INTERNAL PROGRAMMING CIRCUIT



PROGRAMMING INFORMATION (Continued)

SPECIAL FACTORY TESTING

Extra rows and extra columns of test cells, plus additional circuitry built into the PROM chip, allow improved factory testing of DC, AC and programming characteristics. These test cells and test circuitry provide enhanced correlation between programmed and unprogrammed circuits in order to guarantee high programmability and reliability.

PROGRAMMING (in electrical view)

The device is manufactured with outputs low (positive logic "zero") in all storage cells. An output at the selected cell is charged to high (logic "one") by programming.

As shown in Fig. 13, transistor, Q_1 and Q_2 , are turned on to select the desired bit for programming by using all address inputs. By applying the PV_{CE} pulse voltage, the

chip is disabled and transistor Q_3 is held off. Then, a train of programming pulses applied to the desired output flows through transistor Q_2 and memory cell into transistor Q_1 . This programming current changes the programmable element to the conducting state.

The pulse train is stopped and two additional programming pulses are then applied to assure that the element is programmed properly, as soon as the output voltage indicates that the selected cell is in the logic "one" state. One output must be programmed at a time since the internal decoding circuit is capable of sinking only one unit of programming current at a time.

VERIFICATION

After the device has been programmed, the correct program pattern can be verified by taking chip enable input low. To guarantee

full supply voltage and full temperature range operation, a programmed device should source 2.4mA at $V_{OH} = 2.4V$ and $V_{CC} = 7.0V$ at 25°C ambient temperature.

LIABILITY

Fujitsu utilizes an extensive testing procedure to ensure device performance prior to shipment. However, 100% programmability is not guaranteed, and it is imperative that this specification be rigorously adhered to in order to achieve a satisfactory programming yield. Fujitsu will not accept responsibility for any device found defective if it was not programmed according to this specification. Devices returned to Fujitsu as defective must be accompanied by a complete truth table with clearly indicated locations of supposedly defective memory cells.

DC SPECIFICATIONS ($T_A = 25^\circ C$)

Parameter	Symbol	Min	Typ	Max	Unit
Input Low Level	V_{IL}	0		0.8	V
Input High Level	V_{IH}	2.0		5.25	V
Power Supply Voltage	PV_{CC}	P:	6.7	7.0	V
		R:	4.75	5.0	
Programming Pulse Current	I_{PRG}	120		130	mA
PV_{CE} Pulse Voltage	PV_{CE}	20	20	22	V
Programming Pulse Clamp Voltage	V_{PRG}	20	20	22	V
PV_{CE} Pulse Clamp Current	PI_{CE}	230		260	mA
Reference Voltage for a Prog. "1"	V_{REF}	1.0	1.5	2.4	V

AC SPECIFICATIONS ($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Programming Pulse Cycle Time	t_{CYC}	40	50	60	μs
Programming Pulse Width	$t_{\text{PW}}^{(1)}$	10	11	12	μs
Programming Pulse Rise Time	$t_r^{(2)}$	—	—	2	μs
PV _{CE} Pulse Rise Time	$t_r^{(3)}$	—	—	2	μs
PV _{CC} Pulse Rise Time	$t_r^{(4)}$	—	—	2	μs
Programming Pulse Fall Time	$t_f^{(5)}$	—	—	2	μs
PV _{CE} Pulse Fall Time	$t_f^{(6)}$	—	—	2	μs
PV _{CC} Pulse Fall Time	$t_f^{(7)}$	—	—	2	μs
Address Input Set-up Time	t_{SA}	2	—	—	μs
Chip Enable Input Set-up Time	t_{SC}	4	—	—	μs
PV _{CE} Set-up Time	$t_{\text{SP}}^{(8)}$	4	—	—	μs
PV _{CC} Pulse Set-up Time	t_{SV}	4	—	—	μs
Address Input Hold Time	t_{HA}	2	—	—	μs
PV _{CE} Hold Time	$t_{\text{HP}}^{(9)}$	2	—	—	μs
PV _{CE} Pulse Trailing Edge to Read Strobe Time	$t_{\text{PR}}^{(10)}$	10	—	—	μs
Programming Pulse Number	—	—	—	100	Times
Programming Time/Bit	—	120	150	6120	$\mu\text{s/bit}$
Additional Programming Pulse Number	—	2	2	2	Times

Note: (1) Stipulated 200 Ω load and 15V.

(2) From 1V to 19V (200 Ω load).

(3) From 1V to 19V.

(4) From 5.2V to 6.8V.

(5) From 19V to 1V (200 Ω load).

(6) From 19V to 1V.

(7) From 6.8V to 5.2V.


(8) From PV_{CE} pulse 19V to programming pulse 1V.

(9) From programming pulse 1V to PV_{CE} pulse 19V.


(10) From PV_{CE} pulse 1V to read strobe.

PROGRAMMING INFORMATION (Continued)

TYPICAL WAVEFORMS



ONE DETAILED PROGRAMMING CYCLE




PROGRAMMING PROCEDURE

1. Apply power; $V_{CC} = PV_{CC}$, $GND = 0V$.
2. Select the desired bit.
3. Read the output to confirm the voltage V_O = low. (In the case of V_O = high, select the next desired bit.)
4. Apply a 20V pulse voltage to the PV_{CE} input.
5. Apply a programming pulse with amplitude of 125 mA and duration of t_{PW} (11 μs) after a delay of t_{SP} (4 μs).
6. Read the output V_O after a delay of t_{PR} (10 μs).
 - a) In the case of V_O = low, repeat steps "4", "5" and "6" with cycle time of t_{CYC} (50 μs).
 - b) In the case of V_O = high, apply 2 additional programming pulses to provide a highly reliable memory cell.
7. Select the next desired bit after a delay of t_{HA} (2 μs).

NOTE:

- 1) Programming must be done bit by bit.
- 2) Ambient temperature during programming must be room temperature. ($25^{\circ}C \pm 2^{\circ}C$)

Fig. 14 – PROGRAMMING FLOW CHART



Suffix (: -Z)

Technical drawing of a 16-pin connector. The drawing includes three views: a top view, a side view, and a detail view of the pin assembly.

Top View Dimensions:

- Overall width: $.760^{+.028}_{-.006}$ (19.30 $^{+0.71}_{-0.15}$)
- Pin pitch (center-to-center): $.100 \pm .010$ (2.54 ± 0.25)
- Pin width: $.032(0.81)$ TYP
- Pin height: $.268^{+.013}_{-.004}$ (6.81 $^{+0.33}_{-0.10}$)
- Pin spacing from edge: $.025(0.64)$ REF

Side View Dimensions:

- Overall height: $.200(5.08)$ MAX
- Pin height: $.134 \pm .014$ (3.40 ± 0.36)
- Pin width: $.032 \pm .012$ (0.81 ± 0.30)
- Pin spacing from edge: $.050(1.27)$ MAX

Detail View Dimensions:


- Pin width: $.010^{+.004}_{-.002}$ (0.25 $^{+0.10}_{-0.05}$)
- Pin height: $.311^{+.014}_{-.006}$ (7.9 $^{+0.36}_{-0.15}$)
- Pin spacing from edge: $.300(7.62)$ TYP

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix (: -TV)

20-PAD CERAMIC (FRIT SELL) LEADLESS CHIP CARRIER (CASE No.: LCC-20C-F02)



* Shape of PIN NO. 1 INDEX: Subject to change without notice.

© 1988 FUJITSU LIMITED C20004S-2C

Dimensions in
inches (millimeters)

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.