FUJITSU MICROELECTRONICS

MBM2148-55L MBM2148-70L

MOS 4096-BIT STATIC RANDOM ACCESS MEMORY

DESCRIPTION

The Fujitsu MBM2148L is a 1024 word by 4 bit static random access memory with automatic power down. It is fabricated using N-channel silicon gate MOS technology. The memory is fully static and requires no clock or timing strobe. All pins are TTL compatible and a single 5V power supply is required.

A separate chip select (CS) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by CS the other deselected packages automatically Fujitsu's power down. MBM2148L offers the advantages of low power dissipation, low cost and high performance.




CERDIP PACKAGE DIP-18C-C01

PIN ASSIGNMENT

FEATURES


- Organization: 1024 words x 4 bits
- Static operation; no clock or timing strobe required
- Fast access time: MBM2148-55L: 55 ns max. MBM2148-70L: 70 ns max.
- Low power consumption: I_{CC} = 125mA max. ISB = 20mA max.
- Single +5V DC supply voltage (±10% tolerance)

- Common data input/output
- TTL compatible inputs/outputs
- Three-state output with OR-tie capability
- · Chip select for simplified memory expansion, automatic power down
- Standard 18-pin DIP package
- Pin compatible with Intel 2148



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MBM2148 BLOCK DIAGRAM



MBM2148-55L/MBM2148-70L

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit	
Voltage On Any Pin with respect to V _{SS}	VIN, VOUT, VCC	-3.5 to +7	v	
Short Circuit Output Current		20	mA	
Temperature Under Bias	TA	-10 to +85	°C	
Storage Temperature	T _{stg}	-65 to +150	°C	
Power Dissipation	PD	1.2	W	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCE(1)

 $(T_A = 25 \,{}^{\circ}C; f = 1 \,MHz)$

Parameter	Symbol	Тур	Max	Unit
Address/Control Capacitance (V _{IN} = 0V)	CIN		5	pF
Input/Output Capacitance (V _{OUT} = 0V)	C _{I/O}	-	7	pF

NOTE: 1) This parameter is sampled and not 100% tested.

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Ambient ⁽¹⁾ Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	V	
Input Low Voltage	V _{IL}	-3.0	_	0.8	V	0°C to +70°C
Input High Voltage	ViH	2.1		6.0	V	

NOTE: 1. The operating ambient temperature range is guaranteed with transverse airflow exceeding 400 linear feet per minute.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current				
(VIN = VSS to VCC, VCC = Max)	lu	– 10	10	μА
Output Leakage Current				1
$(\overline{CS} = V_{IH}, V_{OUT} = V_{SS} \text{ to 4.5V, } V_{CC} = Max)$	lLO	-50	50	μΑ
Power Supply Current				1 .
$(V_{CC} = Max, \overline{CS} = V_{IL}, I_{OUT} = 0mA)$	Icc	_	125	mA .
Output Low Voltage (I _{OL} = 8mA)	VOL	_	0.4	V
Output High Voltage (I _{OH} = -4mA)	VoH	2.4	_	V
Standby Current				1
(V _{CC} = Min to Max, CS = V _{IH} , I _{OUT} = 0mA)	ISB		20	mA.
Peak Power-On Current				1 .
(V _{CC} = V _{SS} to V _{CC} ,Min CS = Lower of V _{CC} or V _{IH} Min)	IPO	_	30	mA
Output Short Circuit Current				1 .
(Vout = Vss to Vcc)	los	-200	200	mA

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


READ CYCLE

			MBM2148-55L			MBM2148-70L			Unit
Parameter NOTES	NOTES	Symbol	Min	Тур	Max	Min	Тур	Max	
		t _{RC}	55			70			ns
Read Cycle Time					55	_	_	70	กร
Address Access Time		†AA_			55			70	กร
Chip Select Access Time	[1]	t _{ACS1}			└ ──	 -	 	80	ns
Chip Select Access Time	2	tACS2			65	<u> </u>	<u> </u>		
Previous Read Data Valid After Change of Address		tон	5			5	_=_		ns
Chip Select to Power Up		tpu	0	- I	l –	0			ns
	3		20		_	20	l –		ns
Chip Select to Output Active		tLZ	0		20	0		20	ns
Chip Select to Output Three-	State 3	tHZ		↓ –		ļ — —		30	ns
Chip Select to Power Down		tpD		-	30				

NOTE: 1. Chip deselected for greater than 55 ns prior to selection

- 2. Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle: Address Changing.)
- 3. Transition is measured ±500 mV from high impedance voltage with LOAD B. This parameter is sampled and not 100% tested.

READ CYCLE (1)



MBM2148-55L/MBM2148-70 L

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

WRITE CYCLE

1 ALATEO	Symbol	MBM2148-55L			MBM2148-70L			Unit
Parameter <u>NOTES</u>		Min	Тур	Max	Min	Тур	Max	Oilit
Write Cycle Time	twc	55	_	_	70	_	_	ns
Address Valid to End of Write	taw	50	_	_	65		_	ns
Chip Select to End of Write	tcw	50	_	_	65		_	ns
Data Valid to End of Write	t _{DW}	20	_		25	_	_	ns
Data Hold Time	t _{DH}	0	_	_	0	_	_	ns
Write Pulse Width	t _{WP}	40		_	50			ns
Write Recovery Time	twr	5	_	_	5	_	_	ns
Address Setup Time	tAS	0	_		0			ns
Output Active From End of Write	tow	0	_	_	0	—		ns
Write Enabled to Output Three-State 1	twz	0	-	20	0	_	25	ns


NOTE: 1. Transition is measured ±500 mV from high impedance voltage with LOAD B. This parameter is sampled and not 100% tested.

WRITE CYCLE



NOTE: 1. If $\overline{\text{CS}}$ goes high simulataneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

WRITE CYCLE





AC TEST CONDITIONS

Input Pulse Level: Input Pulse Rise and Fall Times: **0V to 3.0V** 5ns

Timing Measurement Reference Levels:

1.5V Inputs: Outputs: 1.5V





OVERVIEW

The MBM2148 family from Fujitsu are high performance parts. They are designed for high speed and low power system requirements.

The high speed is obtained by advanced NMOS processing. The low power system requirements are achieved by the use of the MBM2148's chip select (active low). The MBM2148 automatically enters standby (drawing only ISB) whenever the chip select is high. Upon activation of chip select (CS = LOW) the MBM2148 automatically powers up and draws ICC.

This automatic power up/down is an extremely useful feature. PC board layout with proper V_{CC} decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly designed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address line. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.