MSM2128RS

2 KW x 8 BIT STATIC RAM

GENERAL DESCRIPTION

The OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry throughout and no clocks or refresh are required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. The 24 pin package is pin compatible with standard 16 K UV Erasable Programmable ROM.

FEATURES

Single power supply

External clock and refresh operation not required

Access time

MSM2128-12RS . . . 120ns (max) MSM2128-15RS . . . 150ns (max) MSM2128-20RS . . . 200ns (max)

Low power dissipation

OE: Output Enable

during operation . . . MSM2128-15RS/20RS

. . . 550 mW (max)

. . . MSM2128-12RS

. . . 660 mW (max)

during standby . . . 110 mW (max)


TTL compatible I/O

Three-state I/O

Common data I/O capability

Power down mode using chip select signal

Convertibility of pins used in 16KEPROM MSM2716



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Supply Voltage	V _{cc}	-0.5 to 7	٧	Respect to V _{SS}	
Input Voltage	VIN	-0.5 to 7	>		
Operating Temperature	Topr	0 to 70	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	w		

DC AND OPERATING CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to} + 70^{\circ} C, V_{CC} = 5V \pm 10\%, \text{ unless otherwise notes.})$

	Symbol	2128-12RS			2128-15/20RS			Unit	Conditions
Parameter		Min.	Тур.	Max.	Min.	Тур.	Max.	Onit	Conditions
Input Load Current	1 _{L1}	-10		10	-10		10	μА	V _{CC} = Max. V _{IN} = GND to V _{CC}
Output Leakage Current	¹LO	-10		10	-10		10	μА	$\overline{CS} = \overline{OE} = V_{1H},$ $V_{cc} = Max.$ $V_{out} = GND \text{ to } V_{cc}$
Operating Current	¹cc			120			100	mA	$V_{CC} = Max. \overline{CS} = V_{IL}$ I I/O = 0 mA $t_{Cyc} = Min.$
Standby Current	ISB			15			15	mA	V _{CC} = Min. to Max. CS = V _{IH}
Peak Power-on Current	ISBP			20			20	mA	V _{CC} = GND to V _{CC} = Min. CS = Lower of V _{CC} or V _{IH}
	VIH	2	5	6	2	5	6	V	Domest to V
Input Voltage	VIL	-0.5	0	0.8	-0.5	0	0.8	V	Respect to Vss
	Voн	2.4		V _{cc}	2.4		V _{cc}	V	I _{OH} = ~1.0 mA
Output Voltage	VOL			0.4			0.4	V	I _{OL} = 2.1 mA

Notes 1. Typical limits are at $V_{cc} = 5V$, $T_a = 25^{\circ}C$, and specified loading.

9

AC CHARACTERISTICS

 $T_a = 0^{\circ} C \text{ to} + 70^{\circ} C$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.)


AC TEST CONDITIONS

Parameter	Conditions	
Input High Level	2.0V	
Input Low Level	0.8V	
Input Rise and Fall Times	10 ns	
Input and Output Timing Levels	1.5V	
Output Load	C _L = 100 pF, 1TTL Gate	


READ CYCLE (1)

Parameter	Symbol	2128-12RS		2128-15RS		2128-20RS		1	
		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Read Cycle Time	tRC	120		150		200		ns	
Address Access Time	†AC		120		150		200	ns	
Output Enable to Output Delay	^t OE		50		60		70	ns	
Chip Select Access Time	tco		120		150		200	ns	
Chip Selection to Output in Low Z	tcx ⁽²⁾	10		10		10		ns	
Chip Selection to Output in High Z	^t OTD ⁽³⁾	0	40	0	50	0	60	ns	
Output Hold from Address Time	tOHA	10		10		10		ns	
Chip Select to Power Up Time	tPU	0		0		0		ns	
Chip Select to Power Down Time	tPD		50		60		80	ns	

READ CYCLE NO. 1(8)(9)



READ CYCLE NO. 2^{(8) (10)}




WRITE CYCLE (4)(5)


Parameter	Symbol	2128	3-12RS	2128-15RS		2128-20RS]	Conditions
ratameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Write Cycle Time	twc	120		150		200		ns	
Chip Selection to End of Write	tCW	90		120		150		ns	
Address Setup Time	tAS	20		20		20		ns	
Write Pulse Width	twp	60		80		100		ns	
Write Recovery Time	tWR (6)	10		10		10		ns	
Data Valid to End of Write	t _{DS} (6)	50		70		90		ns	
Data Hold Time	tDH(6)	10		15		15		ns	
Write Enabled to Output in High Z	^t OTW ⁽⁷⁾	0	40	0	50	0	60	ns	
Output Active from End of White	₩x	5		5		5		ns	

- **Notes** 1. A read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .
 - 2. tCX is specified from $\overline{\text{CS}}$ or $\overline{\text{OE}}$, whichever occurs last.
 - 3. t_{OTD} is specified from \overline{CS} or \overline{OE} , whichever occurs first.
 - 4. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 5. OE may be allowed in a Write Cycle both high and low.
 - 6. twn, tps, and tpH are specified from CS or WE, whichever occurs first.
 - 7. toTW is specified by the time when DATA OUT is floating, not defined by output level.

WRITE CYCLE NO. 1(11)(13)



WRITE CYCLE NO. 2^{(12) (13)}



FUNCTION TRUTH TABLE

CS	WE	ŌĒ	Mode	Output	Power
н	×	×	Not Selected	High Z	Standby
L	L	×	Write	High Z	Active
L	н	L	Read	DOUT	Active
L	н	н	Not Selected	High Z	Active

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Max.	Unit	Conditions
Input/Output Capacitance	C _{I/O}		8	pF	V _{I/O} = 0V
Input Capacitance	CIN		6	рF	VIN = 0V

Note: This parameter is periodically sampled and not 100% tested.