



```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 01xx xxxx xxxx Layer FIX tilemap
0000 01xx xxxx xxxx Layer A tilemap
0000 10xx xxxx xxxx Layer B tilemap
0000 110x xxxx xxxx A y scroll
0000 110x xxxx xxxx B y scroll
0000 01xx xxxx xxxx Layer FIX codes
0001 01xx xxxx xxxx Layer A codes
0001 10xx xxxx xxxx Layer B codes
0001 110x xxxx xxxx B y scroll
0001 110x xxxx xxxx B x scroll
0001 1101 x xxxx x Tilemaps X
          xxx x Tilemaps Y


```





TEST_D13 Addresses Selector




Selection can be simplified using AA38 (and AA38n) only, AA58 always selects 1'b0.







TIMING SIGNALS

SKIP because AB[1:0] used to select byte



3.1 ✓

The diagram shows a circuit for a 3-bit counter. It consists of three main components: an N122 flip-flop, an M74 3-to-8 decoder, and an H12 3-input OR gate. The N122 flip-flop has inputs M04 (CLK), V02 (D), and RES (CL), and a feedback input FDE. Its output Q is connected to the M74 decoder's input K2B. The M74 decoder has three outputs: RES_SYNC3, RES_SYNC, and RES_SYNC2. The H12 OR gate has three inputs: RES_SYNC3, RES_SYNC, and RES_SYNC2. The output of the H12 OR gate is connected to the RES input of the N122 flip-flop, forming a feedback loop.







3.4 ✓


The diagram illustrates a set of 8 multiplexers, each labeled with a number (N135, N80, N132, N77, N83, N97, N100, N103). Each multiplexer has a 2-bit select input labeled 'K2B' and two 1-bit data inputs labeled 'DBx_IN' and two 1-bit data outputs labeled 'DBx_BUF'. The multiplexers are arranged vertically, with each one having its own set of inputs and outputs.

```
wire [7:0] DB_BUF
```


The logic diagram shows three inverters (P4, F27, CC52) connected to the TRIG signals. Each inverter has its input connected to a signal and its output connected to the same signal, forming inverters. The outputs are labeled IRQ, FIRQ, and NMI.




4.2 ✓




4.1 ✓




4.3 ✓




5.1 ✓




5.4 ✓




5.7 ✓




5.8 ✓




5.2 ✓




5.5 ✓




5.3 ✓




5.6 ✓




6.1 ✓




6.2 ✓




7.2




7.1




7.3



7.4




7.5



8.1 ✓

Layer A tilemap X address gen



8.2 ✓

Layer A tilemap Y address gen

