



```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 01xx xxxx xxxx Layer FIX tilemap
0000 01xx xxxx xxxx Layer A tilemap
0000 10xx xxxx xxxx Layer B tilemap
0000 110x xxxx xxxx A y scroll
0000 110x xxxx xxxx B y scroll
0000 01xx xxxx xxxx Layer FIX codes
0001 01xx xxxx xxxx Layer A codes
0001 10xx xxxx xxxx Layer B codes
0001 110x xxxx xxxx B y scroll
0001 110x xxxx xxxx B x scroll
0001 1101 x xxxx x Tilemaps X
          xxx x Tilemaps Y


```





TEST_D13 Addresses Selector




Selection can be simplified using AA38 (and AA38n) only,
AA58 always selects 1'b0.



2.2



2.1




TIMING SIGNALS

2.3





CPU -> GFX ROM address lines are +2 because GFX ROM data is 32-bit
SKIP because AB[1:0] used to select byte



3.1 ✓

The diagram shows a circuit for a 3-bit counter. It starts with an N122 flip-flop. The flip-flop has four inputs: M04 (CLK), V02 (D), RES (CL), and FDE. The output Q is connected to the M74 multiplexer's input 0. The M74 multiplexer has two inputs (0 and 1) and one output. The output of the M74 is connected to the H12 comparator's input 0. The H12 comparator has two inputs (0 and 1) and one output. The output of the H12 is connected to the H1B comparator's input 0. The H1B comparator has two inputs (0 and 1) and one output. The output of the H1B is connected to the RES_SYNC2 output. The output of the H12 is connected to the RES_SYNC output. The output of the M74 is also connected to the RES_SYNC3 output.







3.4 ✓

The diagram illustrates a 10-bit bus system. It consists of 10 buffers (N135, N80, N132, N77, N83, N97, N100, N103) and 10 inverters (K2B). Each input signal (DB0_IN to DB7_IN) is connected to a buffer and an inverter. The buffer output is connected to the inverter input, and the inverter output is connected to the buffer input, forming a loop. The output of each buffer is labeled DBx_BUF.


```
wire [7:0] DB_BUF
```

3.5 ✓ Interrupts flags


The diagram illustrates the hardware configuration for interrupt flags. It features three 3-bit registers: P4, F27, and CC52. Each register has three inputs: CLK, D, and S. The P4 register's CLK input is connected to TRIG_IRQ, its D input to REG1D00_D2, and its S input to a common ground line. The F27 register's CLK input is connected to TRIG_FIRQ, its D input to REG1D00_D1, and its S input to the same common ground line. The CC52 register's CLK input is connected to TRIG_NMI, its D input to REG1D00_D0, and its S input to the same common ground line. Each register also has a Q/Q output, which is connected to the IRQ, FIRQ, and NMI pins respectively. A common ground connection is labeled FDN at the bottom.




5.1 ✓




5.4 ✓




5.7 ✓




5.8 ✓




5.2 ✓




5.5 ✓




5.3 ✓




5.6 ✓




6.1




6.2




7.1




7.2




7.3



7.4




7.5



8.1

Layer A tilemap X address gen



8.2

Layer A tilemap Y address gen

