



```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 01xx xxxx xxxx Layer FIX tilemap
0000 01xx xxxx xxxx Layer A tilemap
0000 10xx xxxx xxxx Layer B tilemap
0000 110x xxxx xxxx A y scroll
0000 110x xxxx xxxx B y scroll
0000 01xx xxxx xxxx Layer FIX codes
0001 01xx xxxx xxxx Layer A codes
0001 10xx xxxx xxxx Layer B codes
0001 110x xxxx xxxx B y scroll
0001 110x xxxx xxxx B x scroll
0001 1101 x xxxx x Tilemaps X
          xxx x Tilemaps Y


```





TEST_D13 Addresses Selector



Selection can be simplified using AA38 (and AA38n) only, AA58 always selects 1'b0.






FILE NAME: k052109.pdsprj	DATE: 22/06/2021
DESIGN TITLE: Konami 052109 GFX ROM ADDRESS	PAGE: 2 of 8
BY: Sean Gonsalves	REV: A




SKIP because AB[1:0] used to select byte




RES_SYNC signals generator

3.1 ✓




3.2 ✓

8-frame delay for
RES -> RST
Same in k051962 ?




3.3 ✓



180c-1833: Layer A Y Scroll


3.4 ✓




wire [7:0] DB_IN

wire [7:0] DB_BUF

3.5 ✓ Interrupts flags



3.6 ✓



VRAM CONFIG AND CS/RW CONTROL


Reg 1C00 bits 0 and 1
used for VRAM map and
chip configuration

REG1C00_D0[1:0] :


00 0~1 2~3 4~5 6~7 8~9 A~B
01 2~3 4~5 6~7 8~9 A~B
10 4~5 6~7 8~9 A~B
11 6~7 8~9 A~B

8KBytes BLOCKS


RWE1 RWE2 RWE0



UNCONNECTED
IN ALIENS PCB




3.8 ✓




VRAM read by CPU

3.9 ✓




4.2 ✓


From Pg. 5 Reg 1E80




4.1 ✓



4.3 ✓




5.1 ✓




5.2


✓




5.3 ✓




5.4 ✓




5.5 ✓




5.6 ✓




5.7 ✓




5.8 ✓



6.1 ✓



6.2 ✓



7.2

7.3

The diagram illustrates the GFX ROM bank for CPU testing. It features four 3-to-8 decoders: G77, H92, F77, and a group of four decoders (G101, G106, G117, G111). The decoders are connected to various inputs and outputs. The inputs include PXH0, VD15_IN, VD14_IN, VD13_IN, VD12_IN, J140_nQ, REG_TE00_WR, DB7_BUF, DB6_BUF, DB5_BUF, DB4_BUF, RES_SYNC, F128, G100, G133, and F126. The outputs are connected to L140, L142, J150, and J148, which then connect to COL7, COL6, COL5, and COL4 respectively.

7.4

7.5


Scroll RAM read triggers

Read scroll RAM at least once at row 0

```

graph LR
    ROW0[ROW0] --> X57
    ROW4[ROW4] --> X57
    ROW3[ROW3] --> X57
    ROW2[ROW2] --> X57
    ROW1[ROW1] --> X57
    ROW7[ROW7] --> X57
    ROW6[ROW6] --> X57
    ROW5[ROW5] --> X57
    X57 --> REG1C80_D4
    REG1C80_D4 --> F8
    REG1C80_D1 --> F25
    R2P[R2P] --> F8
    R2P --> F25
    F8 --> F10
    F8 --> F36
    F25 --> F10
    F25 --> F36
    G4_O[G4_O] --> F10
    G4_O --> F36
    G29_QA[G29_QA] --> F10
    G29_QA --> F36
    RES_SYNC[RES_SYNC] --> F10
    RES_SYNC --> F36
    N4P[N4P] --> F10
    N4P --> F36
    F10 --> READ_SCROLL_B
    F36 --> READ_SCROLL_A
  
```

Layer A tilemap X address gen



Layer A tilemap Y address gen

