






```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 00xx xxxx xxxx Layer FIX tilemap
0000 01xx xxxx xxxx Layer A tilemap
0000 10xx xxxx xxxx Layer B tilemap
0000 110x xxxx xxxx B y scroll
0000 1101 xxxx xxxx A x scroll
0001 00xx xxxx xxxx Layer FIX codes
0001 01xx xxxx xxxx Layer A codes
0001 10xx xxxx xxxx Layer B codes
0001 1100 xxxx xxxx B y scroll
0001 1101 x xxxx x tilemaps X
          xx xxx tilemaps Y


```



2.2




2.1



TIMING SIGNALS


2.3

CPU -> GFX ROM address lines
are +2 because GFX ROM data is
32-bit
AB[1:0] used to select byte




RES_SYNC signals generator

3.1




3.2

8-frame delay for
RES -> RST
Same in k051962 ?




3.3




180c-1833: Layer A Y Scroll

3.4




3.5


Interrupts flags




3.6




3.7



3.8




3.9



VRAM read by CPU


3.10




wire [7:0] DB_IN

wire [7:0] DB_BUF


4.2




4.1




4.3




5.1




5.2




5.3




5.4




5.5




5.6




5.7




5.8



6.1



6.2



The diagram illustrates the internal logic of the GFX ROM bank for CPU testing. It features a 4-to-1 multiplexer (E77) that selects between four 8-bit ROM banks (DB3_BUF, DB2_BUF, DB1_BUF, DB0_BUF) based on the REG_TE00_WR signal. The selected data is then routed through various logic gates (AND, OR, NOT) and registers (REG1C00_D5, REG1C00_D6) to produce the final output signals (COL2, COL3). The diagram also shows the internal structure of the ROM banks, which are organized into four groups of four 8-bit words each, labeled REG1D80_D0 through REG1F00_D7.

7.2

7.3


Logic diagram for the GFX ROM bank for CPU testing. The diagram shows four 3-to-8 decoders (G77, H92, F77, and G101/G106/G117/G111) connected to various inputs. The outputs of these decoders are connected to four multiplexers (L140, L142, J150, J148) which produce COL7, COL6, COL5, and COL4 respectively. The inputs to the decoders include PXH0, VD15_IN, VD14_IN, VD13_IN, VD12_IN, J140_nQ, REG_TERR_WR, DB7_BUF, DB6_BUF, DB5_BUF, DB4_BUF, RES_SYNC, and F128, G100, G133, F126.

7.4

7.5

8.1

Layer A tilemap X address generation



8.2

Layer A tilemap Y address gen

