



```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 01xx xxxx xxxx Layer FIX tilemap
0000 01xx xxxx xxxx Layer A tilemap
0000 10xx xxxx xxxx Layer B tilemap
0000 110x xxxx xxxx A y scroll
0000 110x xxxx xxxx B y scroll
0000 01xx xxxx xxxx Layer FIX codes
0001 01xx xxxx xxxx Layer A codes
0001 10xx xxxx xxxx Layer B codes
0001 110x xxxx xxxx B y scroll
0001 110x xxxx xxxx B x scroll
0001 1101 x xxxx x Tilemaps X
          xxx x Tilemaps Y


```




TEST_D13 Addresses Selector




Selection can be simplified using AA38 (and AA38n) only, AA58 always selects 1'b0.



2.2



2.1




TIMING SIGNALS

2.3





CPU -> GFX ROM address lines
are +2 because GFX ROM data is
32-bit
SKIP because AB[1:0] used to select byte




3.1 ✓






The diagram shows a circuit for a 3-bit counter. It consists of three main components: an N122 flip-flop, an M74 3-to-8 decoder, and an H12 3-input OR gate. The N122 flip-flop has inputs M04 (CLK), V02 (D), and RES (CL), and outputs Q and FDE. The M74 decoder has a 3-bit input (Q, Q-bar, Q-bar-bar) and eight outputs, with K2B being the output for the binary value 011. The H12 OR gate has three inputs (Q, Q-bar, Q-bar-bar) and two outputs, RES_SYNC and RES_SYNC2. The circuit is designed to generate a sync signal (RES_SYNC) when the counter reaches a specific state (011) and to generate a sync signal (RES_SYNC2) when the counter reaches a specific state (011).



A diagram showing two triangles. The top triangle is oriented with its base on the left and its vertex on the right. A horizontal dashed line extends from the left base to the triangle, and another horizontal dashed line extends from the right vertex to the right. The bottom triangle is oriented with its base on the right and its vertex on the left. A horizontal dashed line extends from the left vertex to the left, and another horizontal dashed line extends from the right base to the right. A small circle is located below the bottom triangle.




```
wire [7:0] DB_BUF
```




4.2 ✓


From Pg. 5 Reg 1E80




4.1 ✓




4.3 ✓




5.1 ✓




5.4 ✓




5.7 ✓




5.8 ✓




5.2 ✓




5.5 ✓




5.3 ✓




5.6 ✓




6.1 ✓




6.2 ✓




7.2




7.1




7.3



7.4




7.5



8.1 ✓

Layer A tilemap X address gen



8.2 ✓

Layer A tilemap Y address gen

