



```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 01xx xxxx xxxx Layer FIX tilemap
0000 01xx xxxx xxxx Layer A tilemap
0000 10xx xxxx xxxx Layer B tilemap
0000 110x xxxx xxxx A y scroll
0000 110x xxxx xxxx B y scroll
0000 01xx xxxx xxxx Layer FIX codes
0001 01xx xxxx xxxx Layer A codes
0001 10xx xxxx xxxx Layer B codes
0001 110x xxxx xxxx B y scroll
0001 110x xxxx xxxx B x scroll
0001 1101 x xxxx x Tilemaps X
          xxx x Tilemaps Y


```




TEST_D13 Addresses Selector




Selection can be simplified using AA38 (and AA38n) only, AA58 always selects 1'b0.



2.2



2.1




TIMING SIGNALS

2.3




CPU -> GFX ROM address lines
are +2 because GFX ROM data is
32-bit
SKIP because AB[1:0] used to select byte




RES_SYNC signals generator

3.1 ✓




3.2 ✓

8-frame delay for
RES -> RST
Same in k051962 ?




3.3 ✓




180c-1833: Layer A Y Scroll


3.4 ✓




3.5 ✓ Interrupts flags




3.6




3.7



3.8




3.9



VRAM read by CPU


3.10




wire [7:0] DB_IN

wire [7:0] DB_BUF


4.2 ✓




4.1 ✓




4.3 ✓




5.1 ✓




5.4 ✓




5.7 ✓




5.8 ✓




5.2 ✓




5.5 ✓




5.3 ✓




5.6 ✓



6.1



6.2



The diagram illustrates the internal logic of the GFX ROM bank for CPU testing. It features a 4-to-1 multiplexer (E77) that selects between four 8-bit ROM banks (DB3_BUF, DB2_BUF, DB1_BUF, DB0_BUF) based on the REG1E00_WR signal. The selected data is then routed through various logic gates (AND, OR, NOT) and registers (REG1C00_D5, REG1C00_D6) to produce the final output signals (COL2, COL3). The diagram also shows the internal structure of the ROM banks, which are organized into four groups of four 8-bit words each, labeled REG1D80_D0 through REG1F00_D7.

7.2

7.3

GFX ROM bank for CPU testing

7.4

7.5

Scroll RAM read triggers


Read scroll RAM at least once at row 0

```

graph LR
    ROW0[ROW0] --- X57
    ROW4[ROW4] --- X57
    ROW3[ROW3] --- X57
    ROW2[ROW2] --- X57
    ROW1[ROW1] --- R88
    ROW7[ROW7] --- R88
    ROW5[ROW5] --- R88
    X57 --- REG1C80_D4
    R88 --- REG1C80_D1
    REG1C80_D4 --- F8
    R2P[R2P] --- F8
    F8 --- G4_O
    REG1C80_D1 --- F25
    R2P --- F25
    F25 --- G29_QA
    RES_SYNC[RES_SYNC] --- F10
    G4_O --- F10
    G29_QA --- F10
    F10 --- READ_SCROLL_B
    RES_SYNC --- F36
    G4_O --- F36
    G29_QA --- F36
    F36 --- READ_SCROLL_A
  
```


8.1

Layer A tilemap X address gen



8.2

Layer A tilemap Y address gen



FILE NAME: k052109.pdsprj

DESIGN TITLE: Konami 052109
LAYER A SCROLL

BY: Sean Gonsalves

REV: A

DATE:

22/06/2021

PAGE:
8 of 8