



```

VRAM address (1 word per address)
FEDC BA98 7654 3210
0000 01xx xxxxxx Layer FIX tilemap
0000 01xx xxxxxx Layer A tilemap
0000 110x xxxxxx Layer B tilemap
0000 110x xxxxxx B scroll
0000 01xx xxxxxx A X scroll
0001 0xxx xxxxxx Layer FIX codes
0001 01xx xxxxxx Layer A codes
0001 110x xxxxxx Layer B codes
0001 110x xxxxxx B scroll
0001 1101 xxxxxx B X scroll
0001 1101 x xxxxx X tilemaps X
          xxx xxx Tilemaps Y


```



TEST_D13 Addresses Selector




Selection can be simplified using AA38 (and AA38n) only, AA58 always selects 1'b0.







SKIP because AB[1:0] used to select byte




Catch tile # from
tilemap in VRAM

3.1 ✓






The diagram shows a circuit for a 3-bit counter. It consists of three main components: an N122 flip-flop, an M74 3-to-8 decoder, and an H12 3-input OR gate. The N122 flip-flop has inputs M04 (CLK), V02 (D), and RES (CL), and outputs Q and FDE. The M74 decoder has a 3-bit input (Q, Q-bar, and FDE) and eight outputs, one of which is RES_SYNC3. The H12 OR gate has three inputs (Q, Q-bar, and FDE) and two outputs, RES_SYNC and RES_SYNC2.




A schematic diagram of a 2-to-1 multiplexer. It features two data inputs at the bottom, each represented by a triangle pointing right. A single select input, represented by a circle, is positioned below the bottom-left data input. The outputs of the two data inputs are connected to a single output line at the top, which is represented by a triangle pointing left. Dashed lines indicate the internal routing of the signals.




```
wire [7:0] DB_BUF
```




4.2 ✓




4.1 ✓




4.3 ✓




5.1 ✓




5.4 ✓




5.7 ✓




5.8 ✓




5.2 ✓




5.5 ✓




5.3 ✓




5.6 ✓




6.1 ✓




6.2 ✓




7.2




7.1




7.3



7.4




7.5



8.1 ✓

Layer A tilemap X address gen



8.2 ✓

Layer A tilemap Y address gen

