AHB3-Lite Interconnect
Branch: master
Clone or download
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
_layouts AHB Multi-Layer Switch Documentation - First Draft (#1) Oct 23, 2017
assets Update GH Pages Styling Oct 18, 2017
bench/verilog Added RoaLogic logo May 16, 2017
docs AHB Multi-Layer Switch Documentation - First Draft (#1) Oct 23, 2017
rtl/verilog Initial release Mar 29, 2017
sim/rtlsim/run Initial release May 16, 2017
submodules Added ahb3lite package May 16, 2017
.gitignore
.gitmodules Added ahb3lite package May 16, 2017
DATASHEET.md AHB Multi-Layer Switch Documentation - First Draft (#1) Oct 23, 2017
LICENSE.md Add GitHub Pages Configuration Sep 25, 2017
README.md Fix Datasheet reference formatting in README Oct 23, 2017
_config.yml Fix Datasheet reference formatting in README Oct 23, 2017

README.md

AHB-Lite Multilayer Switch

The Roa Logic AHB-Lite Multi-layer Interconnect is a fully parameterized High Performance, Low Latency Interconnect Fabric soft IP for AHB-Lite. It allows a virtually unlimited number of AHB-Lite Bus Masters and Slaves to be connected without the need of bus arbitration to be implemented by the Bus Masters. Instead, Slave Side Arbitration is implemented for each Slave Port within the core.

The Multi-layer Interconnect supports Priority and Round-Robin based arbitration when multiple Bus Masters request access to the same Slave Port. Typically arbitration completes within 1 clock cycle

ahb-lite-switch-sys

Documentation

Features

  • AMBA AHB-Lite Compatible
  • Fully parameterized
  • Unlimited number of Bus Masters and Slaves[1]
  • Slave side arbitration
  • Priority and Round-Robin based arbitration
  • Slave Port address decoding

Interfaces

  • AHB-Lite Master & Slave Interfaces

License

Released under the RoaLogic Non-Commerical License

Dependencies

This release requires the ahb3lite package found here https://github.com/RoaLogic/ahb3lite_pkg