Roa Logic GitHub Pages Site (Top Level)
Clone or download
sphardy Merge branch 'dev'
* dev:
  Update Roa Logic Logo (Dimensions)
  README Updated
  Add favicon
Latest commit 0f71539 Nov 3, 2017
Type Name Latest commit message Commit time
Failed to load latest commit information.
_layouts Initial Release Nov 2, 2017
assets Update Roa Logic Logo (Dimensions) Nov 3, 2017
docs Initial Release Nov 2, 2017 README Updated Nov 3, 2017
_config.yml Initial Release Nov 2, 2017
favicon.ico Add favicon Nov 2, 2017


Roa Logic provides Silicon-Proven IP solutions for FPGA and ASIC implementations. All IP comes packed with a full featured testbench and documentation. In addition custom solutions are provided on request.

The majority of our IPs are available for direct download for free, from our GitHub repositories for non-commercial applications. For commercial applications or if you find any IP missing or would like modifications please contact us (


The following projects are current available as GitHub repositories:

Non-Commercial & BSD License Terms

Roa Logic provides most of it’s cores for free for non-commercial applications and purposes."Non-Commercial" or "BSD" style license agreements apply and are included in each IP repository.

About Us


Founded in 2014 by Richard Herveille, Roa Logic BV specialises in the development of Intellectual Property Cores for FPGA and ASIC, with a strong focus on the embedded market. We provide the IP required to build a complete embedded solution, including processors, peripherals, memory, and interfaces.

Roa Logic offers its IP for download from its GitHub page. All IP can be tested and used for non-commercial applications for free. For support, modifications, and commercial usage a fee charged. This business model allows our customers to test our IP and develop and test their application before making any financial commitments.


Roa Logic expertise covers System, Hardware and Software development of FPGA and ASIC applications including:

  • 15+ Years of experience in FPGA and ASIC development, including Architecture specifications, RTL design, Verification, Synthesis, prototyping, test, debug.
  • 10+ Years of experience in programmable logic architecture design, including architecture specifications, software requirements, process & design flow specifications and implementation.

Design Methodology

Roa Logic leverages technology independent HDL (Hardware Description Language) using a strict and robust top down design methodology. All IP is simulated at behavioral and gate levels and are provided with methodology scripts, exhaustive standard compliance verification suites and complete documentation.


Roa Logic's portfolio consists of RISC-V compliant embedded processors featuring AMBA Interfaces, associated peripherals & interfaces, bridging & switching and error correction cores


Roa Logic BV
Burgemeester Snijdersstraat 17
6363BG Wijnandsrade
The Netherlands

☎︎ +31 (45) 405 5681

IBAN: NL75 INGB 0006 5617 87, BIC: INGBNL2A

KvK Zuid-Limburg: 61368962
BTW: NL854314283B01