Operation	Ope VHDL	rator Verilog
Arithmetic Operators exponential multiplication division addition subtraction modulus remainder absolute value	** / + - mod rem abs	* / + - %
Unary Arithmetic (Sign) Operators identity negation	<u>+</u>	+
Relational Operators less than less than or equal to greater than greater than or equal to	< <= > >=	< <= > >=
Equality Operators equality inequality	= /=	== !=
Logical Comparison Operators NOT AND OR	not and or	! &&
Logical Bit-wise Operators unary negation NOT binary AND binary OR binary nAND binary NOR binary XOR binary XNOR	not and or nand nor xor xnor	~ & ^_ or ~^
Shift Operators logical shift left logical shift right arithmetic shift left arithmetic shift right logical rotate left logical rotate right	sll srl sla sra rol ror	«< »> «<
Concatenation & Replication Operators concatenation replication	&	{} {()}
Reduction Operators AND OR NAND NOR XOR XNOR		& ~& ~ ^ ^~ or ~^
Conditional Operator conditional		?: